2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) 2016
DOI: 10.1109/isvlsi.2016.88
|View full text |Cite
|
Sign up to set email alerts
|

Fault-Tolerant Clock Synchronization with High Precision

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2016
2016
2018
2018

Publication Types

Select...
2
2
1

Relationship

4
1

Authors

Journals

citations
Cited by 5 publications
(1 citation statement)
references
References 15 publications
0
1
0
Order By: Relevance
“…While the softwarehardware based implementations of TTP and FlexRay achieve a precision in the order of microseconds, higher operating frequencies ultimately require a pure hardware implementation. Recently, an implementation of the algorithm of Lundelius Welch and Lynch based on an FPGA has been presented by Kinali et al [19]. All known implementations, however, synchronize potentially metastable inputs before computations -a technique that becomes less reliable with increasing operating frequencies, since less time is available for metastability resolution.…”
Section: Components For Clock Synchronizationmentioning
confidence: 99%
“…While the softwarehardware based implementations of TTP and FlexRay achieve a precision in the order of microseconds, higher operating frequencies ultimately require a pure hardware implementation. Recently, an implementation of the algorithm of Lundelius Welch and Lynch based on an FPGA has been presented by Kinali et al [19]. All known implementations, however, synchronize potentially metastable inputs before computations -a technique that becomes less reliable with increasing operating frequencies, since less time is available for metastability resolution.…”
Section: Components For Clock Synchronizationmentioning
confidence: 99%