2005
DOI: 10.1007/s00542-005-0011-0
|View full text |Cite
|
Sign up to set email alerts
|

Feature length-scale modeling of LPCVD and PECVD MEMS fabrication processes

Abstract: The surface micromachining processes used to manufacture MEMS devices and integrated circuits transpire at such small length scales and are sufficiently complex that a theoretical analysis of them is particularly inviting. Under development at Sandia National Laboratories (SNL) is Chemically Induced Surface Evolution with Level Sets (ChISELS), a level-set based feature-scale modeler of such processes. The theoretical models used, a description of the software and some example results are presented here. The fo… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2005
2005
2014
2014

Publication Types

Select...
4
2

Relationship

0
6

Authors

Journals

citations
Cited by 7 publications
(3 citation statements)
references
References 10 publications
0
3
0
Order By: Relevance
“…For accurately modeling the material layer interfaces within the thin-film a-Si solar cells considered in this work, we employ the topology simulator ChISELS that is based on a BTRM coupled in an iterative fashion with a level-set method (Musson et al, 2005). The BTRM facilitates low-pressure deposition and etch processes to be modeled on micron-scale patterned substrates (Cale and Mahadev, 1996;Cale, 1991).…”
Section: Level-set Based Topology Simulationmentioning
confidence: 99%
“…For accurately modeling the material layer interfaces within the thin-film a-Si solar cells considered in this work, we employ the topology simulator ChISELS that is based on a BTRM coupled in an iterative fashion with a level-set method (Musson et al, 2005). The BTRM facilitates low-pressure deposition and etch processes to be modeled on micron-scale patterned substrates (Cale and Mahadev, 1996;Cale, 1991).…”
Section: Level-set Based Topology Simulationmentioning
confidence: 99%
“…Whereas the method remains substantially a level-set method, fix-ups to the level-set function are made to help alleviate some of the inaccuracies in it; viz., it alleviates inaccuracies in integrating the first-order wave equation, which models the evolution of the level-set function, and those due to the construction of the so-called extension velocity field in Equation 1. The following discussion assumes knowledge of the level-set method and how it is employed in ChISELS; details are available in [6].…”
Section: Methods Onementioning
confidence: 99%
“…When modeling MEMS fabrication processes by the method described in [6], the surface must be rendered for the transport calculations. This is done by representing the surface by elements as a contiguous set of line segments or triangular patches.…”
Section: Methods Onementioning
confidence: 99%