FELIX: a High-Throughput Network Approach for Interfacing to Front End Electronics for ATLAS Upgrades

Anderson, J.; Borga, A.; Boterenbrood, H.; Chen, H; Chen, K; Drake, G.; Francis, D.; Gorini, B.; Lanni, F.; Miotto, G. Lehmann; Levinson, L. J.; Narevicius, Julia; Plessl, Christian; Roich, A.; Ryu, S.; Schreuder, F.; Schumacher, Jörn; Vandelli, W.; Vermeulen, J. C.; Zhang, J

doi:10.1088/1742-6596/664/8/082050

Cited by 43 publications

(39 citation statements)

References 1 publication

Supporting

Mentioning

Contrasting

Order By: Relevance

“…These pFPGAs transmit data to other electronics modules within the trigger system (e.g. the Level 1 Topological Processor [6], or L1Topo, and the Front-End Link EXchange [7], FELIX) as well as to the on-board MPSoC for real-time monitoring and analysis. Upon receiving calorimeter data, the pFPGAs are responsible for executing jet reconstruction algorithms, computing pile-up energy densities for the event, and transmitting the results to L1Topo.…”

Section: Electronics Architecturementioning

confidence: 99%

gFEX, the ATLAS Calorimeter Global Feature Extractor for the Phase-I upgrade of the ATLAS experiment

Miller¹,

Stark²,

Toro³

2017

Proceedings of 38th International Conference on High Energy Physics — PoS(ICHEP2016)

View full text Add to dashboard Cite

The Global Feature Extractor (gFEX) module is a planned component of the Level 1 online trigger system for the ATLAS experiment planned for installation during the Phase-I upgrade in 2018. This unique single electronics board with multiple high speed processors will receive coarsegranularity information from all the ATLAS calorimeters enabling the identification in real time of large-radius jets for capturing Lorentz-boosted objects such as top quarks, Higgs, and W /Z bosons. The gFEX architecture also facilitates the calculation of global event variables such as missing transverse energy, centrality for heavy ion collisions, and event-by-event pile-up energy density. Details of the electronics architecture that provides these capabilities are presented, along with results of tests of the prototype systems now available. The status of the firmware algorithm design and implementation as well as monitoring capabilities are also presented.

show abstract

Section: Electronics Architecturementioning

confidence: 99%

gFEX, the ATLAS Calorimeter Global Feature Extractor for the Phase-I upgrade of the ATLAS experiment

Miller¹,

Stark²,

Toro³

2017

Proceedings of 38th International Conference on High Energy Physics — PoS(ICHEP2016)

View full text Add to dashboard Cite

show abstract

“…In this new readout architecture the DaughterBoard [5] in the front-end electronics will transmit the digitized signals from the PMTs to the Tile PreProcessor (TilePPr) [6] in the back-end electronics for every bunch crossing (~25 ns), leading into a significant increase of the data rate. The TilePPr will store the digitized samples until the reception of a trigger acceptance signal when the data will be transmitted to the Front End LInk eXchange [7] (FELIX) system. Table I shows a comparison between the data bandwidth of the current system and the Phase II architecture.…”

Section: Phase II Upgrade Architecturementioning

confidence: 99%

Performance of the Tile PreProcessor Demonstrator for the ATLAS Tile Calorimeter Phase II Upgrade

2016

View full text Add to dashboard Cite

The Tile Calorimeter PreProcessor demonstrator is a high performance double AMC board based on FPGA resources and QSFP modules. This board has been designed in the framework of the ATLAS Tile Calorimeter Demonstrator Project for the Phase II Upgrade as the first stage of the back-end electronics. The TilePPr demonstrator has been conceived for receiving and processing the data coming from the front-end electronics of the TileCal Demonstrator module, as well as for configuring it. Moreover, the TilePPr demonstrator handles the communication with the Detector Control System to monitor and control the front-end electronics. The TilePPr demonstrator represents 1/8 of the final TilePPr that will be designed and installed into the detector for the ATLAS Phase II Upgrade.

show abstract

“…One processor FPGA and ZYNQ also interface to FELIX (Front End LInk eXchange) [10] for triggered data readout. The ZYNQ FPGA receives TTC (Timing, Trigger and Control) information through the FELIX link.…”

Section: B Prototype V2mentioning

confidence: 99%

The prototype design of gFEX — a component of the l1calo trigger for the ATLAS phase-I upgrade

Chen

Begel

Chen

et al. 2016

2016 IEEE Nuclear Science Symposium, Medical Imaging Conference and Room-Temperature Semiconductor Detector Workshop (NSS/MIC/R

View full text Add to dashboard Cite

Abstract-The ATLAS experiment will follow the upgrade steps of the Large Hadron Collider (LHC), which will undergo a series of upgrades to increase the luminosity in the next ten years. During the Phase-I upgrade, a new component will be designed for the ATLAS Level-1 calorimeter trigger system to maintain the trigger acceptance against the increasing luminosity -the global feature extractor (gFEX). The gFEX is intended to identify patterns of energy associated with the hadronic decays of high momentum Higgs, W & Z bosons, top quarks and exotic particles in real time at the LHC crossing rate. A prototype v1 with one System-on-Chip Xilinx ZYNQ FPGA, and one Vertex-7 FPGA for technology validation has been designed and tested in 2015. With the lessons learned from the prototype v1, a prototype v2 with three UltraScale FPGAs and one ZYNQ FPGA is implemented on an ATCA module. This board will receive coarse-granularity information from the entire ATLAS calorimeter on 276 optical fibers at the speed up to 12.8 Gb/s synchronous to the 40 MHz LHC clock. The test results of the prototype v2 show that the main gFEX functionalities are working well. Currently it is being used as the test platform for trigger algorithm development and integration with other detector systems. Based on the prototype v2 design, a prototype v3 design, the final prototype before production, has been started. This features a ZYNQ UltraScale+ FPGA and more fiber optical links to provide compatibility for the High-Luiminosity upgrade of the LHC (HL-LHC).

show abstract

FELIX: a High-Throughput Network Approach for Interfacing to Front End Electronics for ATLAS Upgrades

Cited by 43 publications

References 1 publication

gFEX, the ATLAS Calorimeter Global Feature Extractor for the Phase-I upgrade of the ATLAS experiment

gFEX, the ATLAS Calorimeter Global Feature Extractor for the Phase-I upgrade of the ATLAS experiment

Performance of the Tile PreProcessor Demonstrator for the ATLAS Tile Calorimeter Phase II Upgrade

The prototype design of gFEX — a component of the l1calo trigger for the ATLAS phase-I upgrade

Contact Info

Product

Resources

About