2017
DOI: 10.1021/acsami.7b10346
|View full text |Cite
|
Sign up to set email alerts
|

Fermi-Level Unpinning Technique with Excellent Thermal Stability for n-Type Germanium

Abstract: A metal-interlayer-semiconductor (M-I-S) structure with excellent thermal stability and electrical performance for a nonalloyed contact scheme is developed, and considerations for designing thermally stable M-I-S structure are demonstrated on the basis of n-type germanium (Ge). A thermal annealing process makes M-I-S structures lose their Fermi-level unpinning and electron Schottky barrier height reduction effect in two mechanisms: (1) oxygen (O) diffusion from the interlayer to the contact metal due to high r… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
11
0

Year Published

2018
2018
2025
2025

Publication Types

Select...
7

Relationship

1
6

Authors

Journals

citations
Cited by 17 publications
(11 citation statements)
references
References 31 publications
0
11
0
Order By: Relevance
“…Mechanism of SBH Control: Fermi-Level Unpinning by MIGS Reduction. The SBH control by insertion of the interlayer can be explained by three mechanisms: (1) Fermilevel unpinning by the MIGS reduction, [23][24][25][26][27][28][29][30][31][32]35,36 (2) Fermilevel unpinning by the metal/semiconductor interface passivation, 27,28,44 and (3) interface dipole formation. 23,26,33,34,36 First, the two Fermi-level unpinning effects and the interface dipole effect can be separated from the SBH vs contact metal work function plot as shown in Figure 6a.…”
Section: Resultsmentioning
confidence: 99%
See 2 more Smart Citations
“…Mechanism of SBH Control: Fermi-Level Unpinning by MIGS Reduction. The SBH control by insertion of the interlayer can be explained by three mechanisms: (1) Fermilevel unpinning by the MIGS reduction, [23][24][25][26][27][28][29][30][31][32]35,36 (2) Fermilevel unpinning by the metal/semiconductor interface passivation, 27,28,44 and (3) interface dipole formation. 23,26,33,34,36 First, the two Fermi-level unpinning effects and the interface dipole effect can be separated from the SBH vs contact metal work function plot as shown in Figure 6a.…”
Section: Resultsmentioning
confidence: 99%
“…These MIGS have been identified as the main cause of the FLP in conventional semiconductor materials. Therefore, a metal–interlayer–semiconductor (MIS) structure has been developed to alleviate the FLP and reduce the electron SBH by reducing the MIGS in Si, , Ge, and III–V. Ultrathin interlayers such as TiO 2 ,,, and ZnO ,, which exhibit a small conduction band offset (CBO) to semiconductor materials are inserted between the metal contact and the semiconductor as the Fermi-level unpinning layer that minimizes the increase in the interlayer resistance. Several researchers have previously developed the MIS structure for the MoS 2 to control the electron SBH of its electrical contacts by using Ta 2 O 5 , TiO 2 , MgO, and h -BN , interlayers.…”
mentioning
confidence: 99%
See 1 more Smart Citation
“…With Ti electrodes, the theoretical difference between the Ti work function (4.33 eV) and the TiO 2 Fermi level (4.2 eV) is small enough to lead to an Ohmic contact. Nevertheless, the sweeping performance is similar to that observed for the Pt and Au electrodes, indicating that at least, partial Fermi level pinning [50][51][52][53][54][55] may be occurring due to the surface-dominating nature of the TiO 2 nanobelts. A similar transition from a capacitive behavior to a capacitivecoupled memristive behavior is observed for the device with Au-Au electrodes ( Figure S5, Supporting Information).…”
Section: I-v Sweeping Performance and Transport Mechanism Studymentioning
confidence: 56%
“…The FLP factor S = ∂ϕ B /∂ϕ m has an explicit relation with the interfacial density of states D s = (1 – S )­ε i ε 0 / Sq 2 δ i 2 , which could be modulated by the optimal thickness (δ i ) of an appropriate dielectric layer with dielectric constant ε i . For conventional semiconductors such as Ge , or Si, the insertion of an ultrathin interlayer of high- k oxides between the metal and the semiconductor is considered to be the most promising expedient to assuage the FLP. This oxide layer results in a smaller SBH and lower contact resistances by dwindling both the virtual MIGS and the real interface states .…”
Section: Introductionmentioning
confidence: 99%