2015
DOI: 10.1109/tvlsi.2014.2377578
|View full text |Cite
|
Sign up to set email alerts
|

Flexible Biometric Online Speaker-Verification System Implemented on FPGA Using Vector Floating-Point Units

Abstract: Abstract-This paper presents the implementation on FPGA of an speaker verification system. The algorithm is executed by software over an embedded system that includes a MicroBlaze microprocessor connected to a Vector Floating-Point Unit (VFPU). The VFPU is designed to speed up the resolution of any vector floating-point operation involved in the verification algorithm, whereas the microprocessor manages the control of the process and executes the rest of operations. With a clock frequency of 40 MHz, the system… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
4
0

Year Published

2018
2018
2024
2024

Publication Types

Select...
5

Relationship

0
5

Authors

Journals

citations
Cited by 7 publications
(4 citation statements)
references
References 27 publications
(33 reference statements)
0
4
0
Order By: Relevance
“…The execution time of GMM trained on MFCCs is 0.8ms at 48MHz frequency for a speech set of length 20 [257]. Moreover, the execution time of SVM and MFCCs is 4.6ms at [258]. Another group of researchers [259], developed a SID framework based on MFCCs and SVM and concluded an execution time of 9.10ms per frame.…”
Section: ) Speaker Identification (Sid) System For Forensicsmentioning
confidence: 99%
“…The execution time of GMM trained on MFCCs is 0.8ms at 48MHz frequency for a speech set of length 20 [257]. Moreover, the execution time of SVM and MFCCs is 4.6ms at [258]. Another group of researchers [259], developed a SID framework based on MFCCs and SVM and concluded an execution time of 9.10ms per frame.…”
Section: ) Speaker Identification (Sid) System For Forensicsmentioning
confidence: 99%
“…Therefore, the proposed model has attained an EER rate of 3.4%. Navarro et al (2015) has presented another interesting work on voice verification system. Here, the system hardware is enhanced with a vector floatingpoint unit in the microprocessor that increased the vector floating-point operation rapidity in the speaker verification algorithms.…”
Section: Voice Biometric Recognitionmentioning
confidence: 99%
“…The proposed scheme is evaluated under three diverse datasets and has diminished computational complexity and simulation time But in some cases, it lacks in security because of high noise signal Gałka et al (2014) Embedded scheme Here, the experimental works are done to validate the system reliability and function rate However, the voice recognition model using micro processer paradigm is quite complicated task because of its memory size and processor components Navarro et al (2015) Microprocessor-MicroBlaze in FPGA The scheme required less period for voice recognition…”
Section: Authentication Using Keystroke Dynamicsmentioning
confidence: 99%
“…The execution time is 4.6 ms at 50Hz main frequency [23]. Enrique developed an accelerator on the basis of MFCC and SVM, with a frame execution time dimension of 9.10ms [24]. This kind of algorithm can obtain favorable results on pure datasets with the small data scale but is unsuitable in a real dataset with large data scale.…”
Section: Related Workmentioning
confidence: 99%