Floating Point Hardware for Embedded Processors in FPGAs: Design Space Exploration for Performance and Area

Resource-bounded multicore emulation using Beefarm

“…A similar but larger FPU implementation for the Plasma core was discussed in [35]. It is worth investigating novel implementations that could reduce the size of the floating point logic, for example reusing FP units to also do integer calculations or combining them as in [36].…”