Floorplan Design and Yield Enhancement of 3-D Integrated Circuits

Nain, Rajeev K.

doi:10.15760/etd.2804

Cited by 1 publication

(1 citation statement)

References 30 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The initial version of 3D floorplanning tool is based on an evolutionary algorithm (EA) using sequence pair (SP) representation [37] [84]. This initial version placed circuit blocks across multiple devices ignoring TSV area and its position to determine total wirelength.…”

Section: Basic 3d Floorplanning Toolmentioning

confidence: 99%

Early Layout Design Exploration in TSV-based 3D Integrated Circuits

Ahmed¹

2000

View full text Add to dashboard Cite

Through silicon via (TSV) based 3D integrated circuits have inspired a novel design paradigm which explores the vertical dimension, in order to alleviate the performance and power limitations associated with long interconnects in 2D circuits. TSVs enable vertical interconnects across stacked and thinned dies in 3D-IC designs, resulting in reduced wirelength, footprint, faster speed, improved bandwidth, and lesser routing congestion. However, the usage of TSVs itself gives rise to many critical design challenges towards the minimization of chip delay and power consumption. Therefore, realization of the benefits of 3D ICs necessitates an early and realistic prediction of circuit performance during the early layout design stage.The goal of this thesis is to meet the design challenges of 3D ICs by providing new capabilities to the existing floorplanning framework [87]. The additional capabilities included in the existing floorplanning tool is the co-placement of TSV islands with circuit blocks and performing non-deterministic assignment of signals to TSVs. We also replace the wirelength and number of TSVs in the floorplanning cost function with the total delay in the nets. The delay-aware cost function accounts for RC delay impact of TSVs on the delay of individual signal connection, and obviates the efforts required to balance the weight contributions of wirelength and TSVs in the wirelength-aware floorplanning. Our floorplanning tool results in 5% shorter wirelength and 21% lesser TSVs compared to recent approaches. The delay in the cost function improves total delay in the interconnects by 10% -12% compared to wirelength-aware cost function.ii The influence of large coupling capacitance between TSVs on the delay, power and coupling noise in 3D interconnects also offers serious challenges to the performance of 3D-IC. Due to the degree of design complexity introduced by TSVs in 3D ICs, the importance of early stage evaluation and optimization of delay, power and signal integrity of 3D circuits cannot be ignored. The unique contribution of this work is to develop methods for accurate analysis of timing, power and coupling noise across multiple stacked device layers during the floorplanning stage. Incorporating the impact of TSV and the stacking of multiple device layers within floorplanning framework will help to achieve 3D layouts with superior performance.Therefore, we proposed an efficient TSV coupling noise model to evaluate the coupling noise in the 3D interconnects during floorplanning. The total coupling noise in 3D interconnects is included in the cost function to optimize positions of TSVs and blocks, as well as nets-to-TSVs assignment to obtain floorplans with minimized coupling noise.We also suggested diagonal TSV arrangement for larger TSV pitch and nonuniform pitch arrangement for reducing worst TSV-to-TSV coupling, thereby minimizing the coupling noise in the interconnects.This thesis also focuses on more realistic evaluation and optimization of delay and power in TSV based 3D integrated circui...

show abstract

Section: Basic 3d Floorplanning Toolmentioning

confidence: 99%

Early Layout Design Exploration in TSV-based 3D Integrated Circuits

Ahmed¹

2000

View full text Add to dashboard Cite

show abstract

Floorplan Design and Yield Enhancement of 3-D Integrated Circuits

Cited by 1 publication

References 30 publications

Early Layout Design Exploration in TSV-based 3D Integrated Circuits

Early Layout Design Exploration in TSV-based 3D Integrated Circuits

Contact Info

Product

Resources

About