2007
DOI: 10.1063/1.2760181
|View full text |Cite
|
Sign up to set email alerts
|

Formation of TaN nanocrystals embedded in silicon nitride by phase separation methods for nonvolatile memory applications

Abstract: TaN nanocrystals (NCs) embedded in silicon nitride were investigated as a new charge-trapping layer of a silicon-oxide-nitride-oxide-silicon-type nonvolatile memory device. After annealing at 900°C, TaN NCs with average size of 3.5nm were formed by the phase separation method. Compared with a control sample without NC, memory devices with TaN NCs exhibit superior memory characteristics, such as a larger window of capacitance-voltage hysteresis and a lower charge loss rate. The improvement can be explained by t… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
2
0

Year Published

2008
2008
2013
2013

Publication Types

Select...
6

Relationship

0
6

Authors

Journals

citations
Cited by 8 publications
(2 citation statements)
references
References 12 publications
0
2
0
Order By: Relevance
“…In our counterclockwise C-V hysteresis measurements, a large memory window, which indicates electron injection from the substrate to the Si 3 N 4 charge-trapping layer, were obtained. 18) We believe that the electrons tunnel directly from the silicon substrate through the tunnel oxide and are trapped in the Si 3 N 4 layer. Figure 3 demonstrates the program speed characteristics of the MINOS device under various stress voltages as a function of time.…”
Section: Resultsmentioning
confidence: 98%
“…In our counterclockwise C-V hysteresis measurements, a large memory window, which indicates electron injection from the substrate to the Si 3 N 4 charge-trapping layer, were obtained. 18) We believe that the electrons tunnel directly from the silicon substrate through the tunnel oxide and are trapped in the Si 3 N 4 layer. Figure 3 demonstrates the program speed characteristics of the MINOS device under various stress voltages as a function of time.…”
Section: Resultsmentioning
confidence: 98%
“…The high-charge-trapping layers have been reported by several research groups for nonvolatile memory device applications. [3][4][5][6] A lot of work has also been reported on nanocrystal floating gate memory devices with different materials, such as Si, [7][8][9] Ge, 10 SiGe, 11 high-, 12,13 and metal [14][15][16][17][18][19][20] for the next generation of nanoscale nonvolatile memory device applications. It is a challenging issue to obtain highly reproducible memory devices with a large memory window, high spatial density, and small size with narrow size distribution of the nanocrystals.…”
mentioning
confidence: 99%