FPGA-Based Parallel Prefix Speculative Adder for Fast Computation Application

Thakur, Garima; Sohal, Harsh; Jain, Shruti

doi:10.1109/pdgc50313.2020.9315783

Cited by 15 publications

(1 citation statement)

References 15 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Two numbers are added together using adders; the most popular adders are ripple carry adders and carry look-ahead adders. As a nearly perfect adder, speculation adders [18] were suggested to reduce critical path delay using LSBs foretell carry. The equal segmented adder consists of a small number of subadders.…”

Section: Related Workmentioning

confidence: 99%

Design and Analysis of Multiplexer based Approximate Adder for Low Power Applications

Eamani

Kumar

2023

IJRITCC

View full text Add to dashboard Cite

Low power consumption is crucial for error-acceptable multimedia devices, with picture compression approaches leveraging various digital processing architectures and algorithms. Humans can assemble useful information from partially inaccurate outputs in many multimedia applications. As a result, producing exact outputs is not required. The demand for an exact outcome is fading because new innovative systems are forgiving of faults. In the domain where error-tolerance is accepted, approximate computing is a new paradigm that relaxes the requirement for an accurate modeling while offering power, time, and delay benefits. Adders are an essential arithmetic module for regulating power and memory usage in digital systems. The recent implementation and use of approximate adders have been supported by trade-off characteristics such as delay, lower power consumption. This study examines the delay and power consumption of conventional and approximate adders. Also, a simple, fast, and power-efficient multiplexer-based approximate adder is proposed, and its performance outperforms the adders compared with existing adders. The proposed adder can be utilized in error-tolerant and various digital signal processing applications where exact results are not required. The proposed and existing adders are designed using EDA software for the performance calculations. With a delay of 81 pS, the proposed adder circuit reduces power consumption compared to the exact one. The experiment shows that the designed approximate adder can be used to implement circuits for image processing systems because it has a smaller delay and uses less energy.

show abstract

Section: Related Workmentioning

confidence: 99%