48th Midwest Symposium on Circuits and Systems, 2005. 2005
DOI: 10.1109/mwscas.2005.1594224
|View full text |Cite
|
Sign up to set email alerts
|

FPGA implementation of an image segmentation algorithm using logarithmic arithmetic

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
1
0

Year Published

2011
2011
2023
2023

Publication Types

Select...
3
2
1

Relationship

0
6

Authors

Journals

citations
Cited by 6 publications
(5 citation statements)
references
References 7 publications
0
1
0
Order By: Relevance
“…The proposed FIP system was able to acquire higher-resolution imagery (800 × 600 px) than the previous literature during the lab and outdoor evaluations of the system [11,13,15,17,18]. In addition, the integration of image acquisition and processing on a lightweight FPGA platform for PA crop monitoring purposes responded adequately to the current needs of real-time farm management decision support systems [19].…”
Section: Discussionmentioning
confidence: 90%
See 3 more Smart Citations
“…The proposed FIP system was able to acquire higher-resolution imagery (800 × 600 px) than the previous literature during the lab and outdoor evaluations of the system [11,13,15,17,18]. In addition, the integration of image acquisition and processing on a lightweight FPGA platform for PA crop monitoring purposes responded adequately to the current needs of real-time farm management decision support systems [19].…”
Section: Discussionmentioning
confidence: 90%
“…To address these limitations, on-board processing systems based on field programmable gate arrays (FPGAs) are reconfigurable, lightweight, and may be used for real-time object identification and tracking [11][12][13][14][15]. FPGAs are flexible and may be integrated into a wide range of devices, and they reduce the amount of hardware and increase the costeffectiveness of systems [14].…”
Section: Introductionmentioning
confidence: 99%
See 2 more Smart Citations
“…where the FPGA is only used to speed-up specific mathematic functions. In [124] an image segmentation approach using logarithmic arithmetic is again implemented on an FPGA device, but the performance results are inconclusive because of lack of available FPGA area for the complete system. Yamaoka et al [125] present a pattern matching implementation architecture on an FPGA for input images of 80 x 60 pixels.…”
Section: Related Workmentioning
confidence: 99%