FTC: A Universal Sensor for Fault Injection Attack Detection

Muttaki, Md Rafid; Zhang, Tao; Tehranipoor, Mark; Farahmandi, Farimah

doi:10.1109/host54066.2022.9840177

Cited by 17 publications

(4 citation statements)

References 15 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Due to the relationship between the voltage drop and the delay amount in each buffer unit, the digitized time delay can serve as an indicator of the voltage supply. Hence, the TDC sensor functions as a lightweight oscilloscope integrated into the SiP [89].…”

Section: C2 Mitigation: Against Malware Attacksmentioning

confidence: 99%

See 1 more Smart Citation

Advancing Trustworthiness in System-in-Package: A Novel Root-of-Trust Hardware Security Module for Heterogeneous Integration

Sami,

Zhang,

Shuvo

et al. 2024

IEEE Access

Self Cite

View full text Add to dashboard Cite

The semiconductor industry has adopted heterogeneous integration (HI), incorporating modular intellectual property (IP) blocks (chiplets) into a unified system-in-package (SiP) to overcome the slowdown in Moore's Law and Dennard scaling and to respond to the increasing demand for advanced integrated circuits (ICs). Despite the manifold benefits of HI, such as enhanced performance, reduced area overhead, and improved yield, this transformation has also led to security vulnerabilities in the SiP supply chain and in-field operations, ranging from chiplet piracy and SiP reverse engineering (RE) to information leakage. Although conventional countermeasures provide the desired robustness for monolithic ICs, they are insufficient for addressing these challenges in the context of HI. To address these concerns, this paper presents a novel root-of-trust architecture, augmenting the process of integration using a centralized chiplet hardware security module (CHSM), aiming to provide comprehensive and robust protection throughout the SiP supply chain and in-field operations. Also, the proposed architecture equipped with the CHSM effectively addresses potential security breaches while providing robust protection against zero-day attacks through its reconfigurable capabilities. Throughout five detailed case studies, this paper performs a comprehensive security analysis to illustrate the resilience of CHSM against contemporary attack scenarios in the HI domain.

show abstract

Section: C2 Mitigation: Against Malware Attacksmentioning

confidence: 99%

“…(ii) Sensor Placement: Based on the identified locations, we place Fault-to-Time-Converter (FTC) sensor due to its ability to detect various FI attempts (e.g., clock and voltage glitches, EM faults, and laser faults) with minimal overhead [89].…”

Section: F C5 Mitigation Against Fault Injectionmentioning

confidence: 99%

Advancing Trustworthiness in System-in-Package: A Novel Root-of-Trust Hardware Security Module for Heterogeneous Integration

Sami,

Zhang,

Shuvo

et al. 2024

IEEE Access

Self Cite

View full text Add to dashboard Cite

show abstract

“…To protect against these types of attacks, Rafid Muttaki et al [35] proposed a universal fault detection sensor that can detect invasive and non-invasive FIAs such as voltage glitching.…”

Section: Voltage Glitchesmentioning

confidence: 99%

Hardware Security for IoT in the Quantum Era: Survey and Challenges

Dione,

Seck,

Diop

et al. 2023

JIS

View full text Add to dashboard Cite

The Internet of Things (IoT) has become a reality: Healthcare, smart cities, intelligent manufacturing, e-agriculture, real-time traffic controls, environment monitoring, camera security systems, etc. are developing services that rely on an IoT infrastructure. Thus, ensuring the security of devices during operation and information exchange becomes a fundamental requirement inherent in providing safe and reliable IoT services. NIST requires hardware implementations that are protected against SCAs for the lightweight cryptography standardization process. These attacks are powerful and non-invasive and rely on observing the physical properties of IoT hardware devices to obtain secret information. In this paper, we present a survey of research on hardware security for the IoT. In addition, the challenges of IoT in the quantum era with the first results of the NIST standardization process for post-quantum cryptography are discussed.

show abstract

“…Nevertheless, numerous security experts and designers are actively developing protection and detection mechanisms to mitigate the risks associated with such attacks. For instance, various digital and analog detectors have been proposed to detect the attack before it causes wrong behavior in the devices [3] [4]. The recent works are mostly focused on digital detectors because they can be easily calibrated and placed close to the security primitives such as PUFs and encryption cores.…”

Section: Introductionmentioning

confidence: 99%

Experimental Evaluation of Delayed-Based Detectors Against Power-off Attack

Esmaeilian,

Douadi,

Kazemi

et al. 2023

2023 IEEE 29th International Symposium on on-Line Testing and Robust System Design (IOLTS)

View full text Add to dashboard Cite

Embedded systems are vulnerable to significant security threats from Fault Injection Attacks (FIAs), which allow attackers to gain access to confidential information. While various attack detectors have been proposed in the literature to detect different types of FIAs, these detectors themselves are susceptible to such attacks and can be compromised. Hence, the robustness of these detectors is critical in maintaining the security of embedded systems. The focus of this study is to evaluate the robustness of digital circuits and delay-based digital detectors against a new type of FIA called Power-Off Attack (POA). POA occurs when the power to the chip is turned off, and the detectors are not active. Following a POA attack, the circuit or its detectors may not function properly when the power is turned back on, which can allow other attacks to be applied without being detected if the detectors are less sensitive. This study implements two detectors on Xilinx Artix-7 FPGAs and examines the impact of heating cycles on detector characteristics when the FPGA is in various states, including power-off, power-on, and inactive states (such as clock-freezing mode). Our experiments reveal that heating cycles in power-off mode can alter the FPGA component delays and the accuracy of its detectors, which highlights the vulnerability of these systems to POA and potential issues for embedded system security.

show abstract

FTC: A Universal Sensor for Fault Injection Attack Detection

Cited by 17 publications

References 15 publications

Advancing Trustworthiness in System-in-Package: A Novel Root-of-Trust Hardware Security Module for Heterogeneous Integration

Advancing Trustworthiness in System-in-Package: A Novel Root-of-Trust Hardware Security Module for Heterogeneous Integration

Hardware Security for IoT in the Quantum Era: Survey and Challenges

Experimental Evaluation of Delayed-Based Detectors Against Power-off Attack

Contact Info

Product

Resources

About