2010
DOI: 10.1002/adfm.200902095
|View full text |Cite
|
Sign up to set email alerts
|

Fully Transparent Non‐volatile Memory Thin‐Film Transistors Using an Organic Ferroelectric and Oxide Semiconductor Below 200 °C

Abstract: A fully transparent non‐volatile memory thin‐film transistor (T‐MTFT) is demonstrated. The gate stack is composed of organic ferroelectric poly(vinylidene fluoride‐trifluoroethylene) [P(VDF‐TrFE)] and oxide semiconducting Al‐Zn‐Sn‐O (AZTO) layers, in which thin Al2O3 is introduced between two layers. All the fabrication processes are performed below 200 °C on the glass substrate. The transmittance of the fabricated device was more than 90% at the wavelength of 550 nm. The memory window obtained in the T‐MTFT w… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

2
61
1

Year Published

2012
2012
2024
2024

Publication Types

Select...
7
1

Relationship

1
7

Authors

Journals

citations
Cited by 102 publications
(64 citation statements)
references
References 25 publications
(23 reference statements)
2
61
1
Order By: Relevance
“…The initial on/off-state current ratio is found to be higher than 10 2 , and a ratio of more than 10 remains after the lapsed time of 10 3 seconds. The retention time value is considerably smaller than previously reported [4], [7]. Although the reason for this difference in value is not clear at present, in general, the retention characteristics of programmed currents for this type of memory transistor are very sensitive to the read-out conditions of V G .…”
Section: Resultscontrasting
confidence: 48%
See 2 more Smart Citations
“…The initial on/off-state current ratio is found to be higher than 10 2 , and a ratio of more than 10 remains after the lapsed time of 10 3 seconds. The retention time value is considerably smaller than previously reported [4], [7]. Although the reason for this difference in value is not clear at present, in general, the retention characteristics of programmed currents for this type of memory transistor are very sensitive to the read-out conditions of V G .…”
Section: Resultscontrasting
confidence: 48%
“…Moreover, the width of the memory window increases in an almost symmetrical manner toward both positive and negative In these series of measurements, the memory windows are slightly increased toward only the negative direction, whereas the V on remains the same [4]. Consequently, we can control and design the operation voltage and corresponding memory behaviors by using the operation schemes shown in Figs.…”
Section: Resultsmentioning
confidence: 99%
See 1 more Smart Citation
“…We further demonstrate the hybrid memory on flexible PEN substrate. Until now, there are very few reports of hybrid flash memory devices, most of which use rigid substrate 53,54 or large program/erase voltage 55 . Here we use the atomic layer deposition method to fabricate the aluminium oxide (Al 2 O 3 ) dielectric layer at low temperature, demonstrating good reproducibility and sufficient uniformity with high device yields.…”
Section: Resultsmentioning
confidence: 99%
“…36 TCO devices employing a ferroelectric gate insulator have also been reported to show EPSC behaviour. 28,37 The (fig 1i). It is revealed here that the anomalous counter-clockwise hysteresis arises from the positive gate sweep and application of a negative gate bias restores the charge separation to its initial state.…”
Section: Introductionmentioning
confidence: 99%