2022
DOI: 10.1016/j.sysarc.2022.102553
|View full text |Cite
|
Sign up to set email alerts
|

Gated-CNN: Combating NBTI and HCI aging effects in on-chip activation memories of Convolutional Neural Network accelerators

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
3
0

Year Published

2022
2022
2023
2023

Publication Types

Select...
2
2

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(3 citation statements)
references
References 45 publications
0
3
0
Order By: Relevance
“…The highlighted boxes are used to mitigate NBTI. Also, because of the vulnerability and continuous degrading of SRAM storage due to NBTI wear-out effects, the state-ofthe-art research of [155] is concentrated on aging mitigation of on-chip SRAM activation buffers of DNN accelerator mitigating the stress. It is aimed at minimizing both NBTI and HCI aging effects.…”
Section: ) Thermal Managementmentioning
confidence: 99%
See 1 more Smart Citation
“…The highlighted boxes are used to mitigate NBTI. Also, because of the vulnerability and continuous degrading of SRAM storage due to NBTI wear-out effects, the state-ofthe-art research of [155] is concentrated on aging mitigation of on-chip SRAM activation buffers of DNN accelerator mitigating the stress. It is aimed at minimizing both NBTI and HCI aging effects.…”
Section: ) Thermal Managementmentioning
confidence: 99%
“…FIGURE 29. Gated-CNN main modules (modified from [155]). This article has been accepted for publication in IEEE Access.…”
Section: ) Voltage Adaptationmentioning
confidence: 99%
“…In this work, we extend the TensorFlow 2.5.0 simulation framework to model a CNN accelerator consisting of an inference processing matrix and on-chip storage. The on-chip storage consists of two input/output buffers for the storage of activations, and another buffer for weights, each of them with a storage capacity of 2 MiB [LVTZ22]. In order to study the impact of voltage underscaling in these buffers, we have assumed the faulty maps of two real FPGA platforms [ SSUCK18].…”
Section: Framework Overviewmentioning
confidence: 99%