Graphene Memory Based on a Tunable Nanometer-Thin Water Layer

Abstract

Developing reliable memory devices with stable information storage capability in water is important for environmental and healthcare applications. However, it is challenging because water easily causes current leakage and information loss in conventional memory devices. This article reports a transistor-based graphene memory for which writing/erasing is through controlling the nanometer-thin water layer between graphene and its silica support. Using an interfacial water layer with a tunable thickness to switch the graphene electron-trapping extent allows the device to function in water, which is completely different from any current memory mechanisms. Stable high- and low-conductance (ON and OFF) states can be achieved by applying positive and negative gate voltages to control the water layer thickness as the writing/erasing processes, which is supported by our atomic force microscopy and Raman spectroscopy experimental results and theoretical predictions. The high stability in water and reversible switching property based on the nanometer-thin insulating water layer could facilitate the realization of ultra-compact 2D nonvolatile memories for various underwater applications.

High-intensity vector signals for detecting SARS-CoV-2 RNA using CRISPR/Cas13a couple with stabilized graphene field-effect transistor

“…Water in the test solution can penetrate the graphene and form a sub-nanometer-thin icelike film between the graphene and the substrate ( Hong et al, 2019 ; Lee et al 2012 , 2014 ). Icelike water film modulates the charge transfer between graphene and the substrate, and it's thickness would increase with a positive charge and decrease with a negative charge ( Chiu et al, 2019 ; Dollekamp et al, 2017 ; Hong et al, 2019 ). For GFET, the sweep gate voltage (charge varies from −1 v to 1 v) is a necessary condition for reading the Dirac point.…”

Sensing Ability and Formation Criterion of Fluid Supported Lipid Bilayer Coated Graphene Field-Effect Transistors

“…Some previous studies showed that a stable intermediate water layer can form between graphene and the underlying silica substrate. It has also been reported that water can invade the interface between graphene and the silica substrate, forming a water layer, , and our previous study showed that the water layer thickness can significantly influence the electrical behaviors of the graphene . Since the GFETs produced in this study were originally stored under dry conditions, the water invasion into the interface during the measurement could cause the GFET transfer curves to change with time before the water layer reached a steady height.…”

High Photoresponsivity of Vertical Graphene Nanosheets/P-Si Enhanced by Electron Trapping at Edge Quantum Wells

“…Atoms become undercoordinated when they lose their nearest neighbors at the surfaces, edges, defects, and so forth. Undercoordination at the edges of graphene induces C–C bond contraction, strengthening, C1s core-level shift, energy gap opening, electron trapping, and valence charge polarization . The effective atomic potential at the edges is deepened, and empty edge states near E F are generated, forming an edge QW .…”