2018 IEEE International Electron Devices Meeting (IEDM) 2018
DOI: 10.1109/iedm.2018.8614578
|View full text |Cite
|
Sign up to set email alerts
|

Half pitch 14 nm direct pattering with Nanoimprint lithography

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

0
5
0

Year Published

2020
2020
2024
2024

Publication Types

Select...
8
1

Relationship

0
9

Authors

Journals

citations
Cited by 11 publications
(5 citation statements)
references
References 3 publications
0
5
0
Order By: Relevance
“…In 2018, Nakasugi presented CDU results of 0.4nm on 14nm half pitch line/space patterns, with a line width roughness of 2.7nm. 19 The imprint process is just the start however, and it is critical to be able to successfully etch the underlying materials. For NIL this means that we need to address both the NIL resist etch durability and make sure that the etching of the underlying residual layer is not a problem.…”
Section: B Cdu Managementmentioning
confidence: 99%
“…In 2018, Nakasugi presented CDU results of 0.4nm on 14nm half pitch line/space patterns, with a line width roughness of 2.7nm. 19 The imprint process is just the start however, and it is critical to be able to successfully etch the underlying materials. For NIL this means that we need to address both the NIL resist etch durability and make sure that the etching of the underlying residual layer is not a problem.…”
Section: B Cdu Managementmentioning
confidence: 99%
“…In 2018, Nakasugi presented CDU results of 0.4nm on 14nm half pitch line/space patterns, with a line width roughness of 2.7nm. 18 The imprint process is just the start however, and it is critical to be able to successfully etch the underlying materials. For NIL this means that we need to address both the NIL resist etch durability and make sure that the etching of the underlying residual layer is not a problem.…”
Section: Cdu Managementmentioning
confidence: 99%
“…NIL is also attracting attention as a green lithography technology because it requires much lower power consumption than other lithographic techniques and it does not require chemical developing solutions because it does not involve development processes 6,7 . Application of NIL to NAND flash memory fabrication is currently under consideration and the development of the required fabrication techniques is progressing for memory patterns with a minimum half-pitch (HP) of 14 nm, e.g., memory cells and contact holes 8 . NIL is also expected to be applied as a back-end-of-line (BEOL) lithography technique for fabrication of logic integrated circuits (ICs) 9 .…”
Section: Introductionmentioning
confidence: 99%