Hardware Design of SHA-3 for PQC Classic McEliece

Zhou, Xin; Wu, Liji; Zhang, Xiangmin

doi:10.1109/asid52932.2021.9651693

Cited by 2 publications

(2 citation statements)

References 2 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…On the one hand, the input stage is formed by the number of XOR operations according to the bitrate, which is in this case 576 bits for SHA3-512. This strategy, mentioned in [12], allows to reduce the number of resources used since the input block size must be concatenated with zeros to reach the 1600 bits of the Keccak input. On the other hand, the Keccak core design strategy has followed the architecture first presented in [15] that is also used in other works such as [7], [8] or [16].…”

Section: A Basic Versionmentioning

confidence: 99%

See 1 more Smart Citation

A complete SHA-3 hardware library based on a high efficiency Keccak design

Camacho-Ruiz,

Sánchez-Solano,

Martínez-Rodríguez

et al. 2023

2023 IEEE Nordic Circuits and Systems Conference (NorCAS)

View full text Add to dashboard Cite

Hash functions are a crucial part of the cryptographic primitives. So much so that in 2007 a new competition was launched to select new standards for the SHA-3 function, which was won by Keccak. Since then, many software and hardware implementations have been submitted, claiming to reduce the number of operation cycles or increase design efficiency. Thus, this work aims to present a new hardware solution for the Keccak function, which forms the core of SHA-3, that achieves a high degree of tunability and is competitive with the state of the art. In addition, this work presents the integration of these designs into a hardware IP module together with the relevant drivers and functions that allow their use in software environments. Preliminary tests have shown an acceleration of up to 10 times compared to pure software code.

show abstract

Section: A Basic Versionmentioning

confidence: 99%

“…Another approaches look for a competitive result in terms of efficiency with a good balance between throughput and area in [10] and [11]. More recently, a hardware design and implementation of the SHA-3 algorithm on FPGA is presented in [12].…”

Section: Introductionmentioning

confidence: 99%