2018 2nd International Conference on Data Science and Business Analytics (ICDSBA) 2018
DOI: 10.1109/icdsba.2018.00015
|View full text |Cite
|
Sign up to set email alerts
|

Hardware Implementation of Parallel FIR Filter Using Modified Distributed Arithmetic

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2019
2019
2023
2023

Publication Types

Select...
3
2

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(1 citation statement)
references
References 8 publications
0
1
0
Order By: Relevance
“…On the other hand, in Distributed Arithmetic (DA), multiplication is performed using precomputed lookup tables instead of the logic, reducing the cycles required to compute a final result [838]. FPGAs' implementations of DA have been used for FIR filters [612,613,[839][840][841], discrete cosine transform [842][843][844][845] and wavelet transform [560,[846][847][848]. Another FPGAs' computer algorithm implemented in FPGAs is the Smith-Waterman algorithm [849][850][851][852] and its implementation for DNA sequence analysis [853,854].…”
Section: Computer Algorithmsmentioning
confidence: 99%
“…On the other hand, in Distributed Arithmetic (DA), multiplication is performed using precomputed lookup tables instead of the logic, reducing the cycles required to compute a final result [838]. FPGAs' implementations of DA have been used for FIR filters [612,613,[839][840][841], discrete cosine transform [842][843][844][845] and wavelet transform [560,[846][847][848]. Another FPGAs' computer algorithm implemented in FPGAs is the Smith-Waterman algorithm [849][850][851][852] and its implementation for DNA sequence analysis [853,854].…”
Section: Computer Algorithmsmentioning
confidence: 99%