2015 IEEE International Symposium on Circuits and Systems (ISCAS) 2015
DOI: 10.1109/iscas.2015.7168595
|View full text |Cite
|
Sign up to set email alerts
|

Harmonic ring oscillator time-to-digital converter

Abstract: A simple yet high performance time-to-digital converter (TDC) architecture is proposed in this paper. Its key advantage is its ability to sample-and-hold a time interval and thereafter oversample the stored quantity to provide sub-gate delay resolution and high linearity. The converter is fully digital, synthesizable from standard logic cells, and owes its properties to the time storage mechanism which relies on injecting more than one signal edge into a ring oscillator and tracking their relative angle. Resul… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

0
5
0

Year Published

2017
2017
2022
2022

Publication Types

Select...
5
1

Relationship

0
6

Authors

Journals

citations
Cited by 7 publications
(5 citation statements)
references
References 6 publications
0
5
0
Order By: Relevance
“…The harmonic ring oscillator (HRO) is another effort for the same cause. It is a simple yet effective architecture 78 . HRO is also suitable to store the phase difference between multiple input edges.…”
Section: Ring Oscillator Tdcsmentioning
confidence: 99%
See 1 more Smart Citation
“…The harmonic ring oscillator (HRO) is another effort for the same cause. It is a simple yet effective architecture 78 . HRO is also suitable to store the phase difference between multiple input edges.…”
Section: Ring Oscillator Tdcsmentioning
confidence: 99%
“…It is a simple yet effective architecture. 78 HRO is also suitable to store the phase difference between multiple input edges.…”
Section: Harmonic Ring Oscillator Tdcmentioning
confidence: 99%
“…Owing to the high reconfigurability of FPGAs, the FPGA-TDC also has the advantages of reconfigurable TDC architectures and integration with more functional logics. Numerous TDC architectures such as phased locks, delay lines, the Vernier method, and pulse shrinking have been implemented in FPGAs [15][16][17][18][19][20][21][22][23][24]. The harmonic ring oscillator structure achieved 347 ps bin size TDC in a Virtex-6 FPGA [15].…”
Section: Introductionmentioning
confidence: 99%
“…Numerous TDC architectures such as phased locks, delay lines, the Vernier method, and pulse shrinking have been implemented in FPGAs [15][16][17][18][19][20][21][22][23][24]. The harmonic ring oscillator structure achieved 347 ps bin size TDC in a Virtex-6 FPGA [15]. A 16-channel FPGA-TDC with 120 ps per LSB was implemented in a Virtex-4 FPGA for particle detectors [18].…”
Section: Introductionmentioning
confidence: 99%
“…This approach considers the oscillator as a TD memory element analogous to a capacitor in a Gm-C circuit. The resulting circuit is operated asynchronously but the concept of TD memory can also be found in clocked time to digital converters (TDC) [23]. Furthermore, the auxiliary digital subsystem will feature additional functionality and flexibility in terms of event-driven/nonlinear outputs and gain control.…”
Section: Introductionmentioning
confidence: 99%