Proceedings of the 50th Annual Design Automation Conference 2013
DOI: 10.1145/2463209.2488783
|View full text |Cite
|
Sign up to set email alerts
|

HCI-tolerant NoC router microarchitecture

Abstract: The trend towards massive parallel computing has necessitated the need for an On-Chip communication framework that can scale well with the increasing number of cores. At the same time, technology scaling has made transistors susceptible to a multitude of reliability issues (NBTI, HCI, TDDB). In this work, we propose an HCI-Tolerant microarchitecture for an NoC Router by manipulating the switching activity around the circuit. We find that most of the switching activity (the primary cause of HCI degradation) are… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2016
2016
2021
2021

Publication Types

Select...
3
3

Relationship

0
6

Authors

Journals

citations
Cited by 7 publications
(3 citation statements)
references
References 22 publications
0
3
0
Order By: Relevance
“…NoC suffers from various device level aging effects, including negative bias temperature instability (NBTI) [6], [7], hot carrier injection (HCI) [8], [9], and electromigration (EM) [10]. These aging effects cause transistor and/or wire links wear-out.…”
Section: Device Level Aging Effectsmentioning
confidence: 99%
See 1 more Smart Citation
“…NoC suffers from various device level aging effects, including negative bias temperature instability (NBTI) [6], [7], hot carrier injection (HCI) [8], [9], and electromigration (EM) [10]. These aging effects cause transistor and/or wire links wear-out.…”
Section: Device Level Aging Effectsmentioning
confidence: 99%
“…Hot carrier injection (HCI) in MOSFETs occurs when a carrier from silicon channel is injected into the gate dielectric layer [9], and it can permanently change the switching characteristics of the transistor, including V th shifting and switching frequency degradation. In general, HCI poses a great reliability challenge to n-type transistors [8].…”
Section: Device Level Aging Effectsmentioning
confidence: 99%
“…Redundant resources available, within and across the cores, are exploited to improve lifetime reliability in [135][136][137]. An aging-aware routing to optimize lifetime reliability of the Network on Chip (NoC) based on mixed-integer linear programming or convex optimization is proposed in [138][139][140].…”
Section: Design-time Methodsmentioning
confidence: 99%