2018
DOI: 10.1038/s41928-018-0057-5
|View full text |Cite
|
Sign up to set email alerts
|

High-performance parallel computing for next-generation holographic imaging

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
60
0
1

Year Published

2018
2018
2024
2024

Publication Types

Select...
7

Relationship

1
6

Authors

Journals

citations
Cited by 95 publications
(61 citation statements)
references
References 35 publications
0
60
0
1
Order By: Relevance
“…Generally, depending on the level of hardware complexity and the use of IP cores, the development time might vary. For example, reported by Sugie et al, 93 the group took over 3 years to develop and implement their algorithms into a custom-made bespoke FPGA platform consisting of eight high-end FPGA chips. The average development time for a project based on FPGA hardware implementations will typically be significantly longer than an equivalent CPU or GPU project.…”
Section: Development Time Using Fpgasmentioning
confidence: 99%
See 1 more Smart Citation
“…Generally, depending on the level of hardware complexity and the use of IP cores, the development time might vary. For example, reported by Sugie et al, 93 the group took over 3 years to develop and implement their algorithms into a custom-made bespoke FPGA platform consisting of eight high-end FPGA chips. The average development time for a project based on FPGA hardware implementations will typically be significantly longer than an equivalent CPU or GPU project.…”
Section: Development Time Using Fpgasmentioning
confidence: 99%
“…86,[104][105][106] The later four generations of devices consist of large-scale FPGA chips embedded on delicate custom printed circuit boards. 46,50,93,96,100 The latest product within this line of work is HORN-8, which comprises seven powerful FPGA chips for calculation and one FPGA chip for communication. As reported in Refs.…”
Section: Advantages and Disadvantages Of Using Fpgasmentioning
confidence: 99%
“…The recurrence-relation algorithm was adopted by HORN system, and CGH calculations were successfully obtained by implementing a pipeline structure with parallel computers, such as field-programmable gate arrays. [14][15][16][17] The latest version of the HORN system, the eight-board HORN-8 cluster, was used to accelerate the CGH calculations by more than 1000 times compared to the speed achieved with the use of a central-processing unit (CPU), making optimal use of four cores. 17 A patch-model algorithm 18,19 also exploits the recurrence relations between neighboring pixels.…”
Section: Review Of Real-time Reconstruction Techniques For Aerial-promentioning
confidence: 99%
“…[14][15][16][17] The latest version of the HORN system, the eight-board HORN-8 cluster, was used to accelerate the CGH calculations by more than 1000 times compared to the speed achieved with the use of a central-processing unit (CPU), making optimal use of four cores. 17 A patch-model algorithm 18,19 also exploits the recurrence relations between neighboring pixels. Although the patchmodel algorithm can be used to effectively accelerate the CGH calculations when there is a large number of pointlight sources, the error caused by approximation becomes large when the distance between a 3-D object and the CGH plane is large.…”
Section: Review Of Real-time Reconstruction Techniques For Aerial-promentioning
confidence: 99%
See 1 more Smart Citation