2012 15th Euromicro Conference on Digital System Design 2012
DOI: 10.1109/dsd.2012.74
|View full text |Cite
|
Sign up to set email alerts
|

High Speed Dynamic Partial Reconfiguration for Real Time Multimedia Signal Processing

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
10
0

Year Published

2014
2014
2020
2020

Publication Types

Select...
4
2
2

Relationship

0
8

Authors

Journals

citations
Cited by 16 publications
(10 citation statements)
references
References 8 publications
0
10
0
Order By: Relevance
“…This unusual long time is due to the limitation of the partial reconfiguration in recent Altera FPGA. Actually, Altera FPGAs of the series V offers only an 1-Dimension column partial reconfiguration like the first Virtex-II Xilinx FPGAs [14]. However, two frames time is acceptable for sensor switch in non constrained applications.…”
Section: Evaluation and Resultsmentioning
confidence: 99%
“…This unusual long time is due to the limitation of the partial reconfiguration in recent Altera FPGA. Actually, Altera FPGAs of the series V offers only an 1-Dimension column partial reconfiguration like the first Virtex-II Xilinx FPGAs [14]. However, two frames time is acceptable for sensor switch in non constrained applications.…”
Section: Evaluation and Resultsmentioning
confidence: 99%
“…ere are other existing PRCs proposed in the literature that are designed for standalone usage in hardware designs without any supporting processor [16][17][18][19]. Unfortunately their design files are not publicly available, with the exception of [20].…”
Section: Related Workmentioning
confidence: 99%
“…Partial reconfiguration has been widely used in diverse applications [5][6][7] that exploit the possibility to adapt hardware modules at run-time. A common requirement when using this technique is that the switching of hardware modules should be performed with minimal time overhead.…”
Section: Related Workmentioning
confidence: 99%
“…In contrast, [14,15] present controllers for Virtex-5 devices able to load partial bitstreams from BRAM and flash memory totally implemented in hardware and independent of the processor. In a similar way, [7,16] report implementations of processor-independent ICAP controllers for Virtex-4 FPGAs. Authors in [17] exploit DPR for the design of fault tolerant systems.…”
Section: Related Workmentioning
confidence: 99%