2021
DOI: 10.1109/tcsii.2020.3049002
|View full text |Cite
|
Sign up to set email alerts
|

High-Speed RLWE-Oriented Polynomial Multiplier Utilizing Karatsuba Algorithm

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
3
0

Year Published

2022
2022
2024
2024

Publication Types

Select...
4
2
1

Relationship

0
7

Authors

Journals

citations
Cited by 17 publications
(4 citation statements)
references
References 7 publications
0
3
0
Order By: Relevance
“…In Wong et al (2021), an improved SPMA‐Karatsuba (schoolbook polynomial multiplication method) architecture was developed, along with a unique technique for implementing negacyclic convolution. It is claimed that the suggested design is more than 2.09 times quicker at the expense of 96.06% more hardware resources than the state‐of‐the‐art SPMA architecture.…”
Section: Post‐quantum Based Approaches For Edge Computing Securitymentioning
confidence: 99%
“…In Wong et al (2021), an improved SPMA‐Karatsuba (schoolbook polynomial multiplication method) architecture was developed, along with a unique technique for implementing negacyclic convolution. It is claimed that the suggested design is more than 2.09 times quicker at the expense of 96.06% more hardware resources than the state‐of‐the‐art SPMA architecture.…”
Section: Post‐quantum Based Approaches For Edge Computing Securitymentioning
confidence: 99%
“…The Karatsuba Algorithm is analyzed by recursive sub-partitioning of the input integers to the base case, typically the single digit. This method is the backbone of the device that will form its products as an intermediary [7]. By recalling the algorithm's procedure, the polynomial's underlying structure is exposed, which eases the multiplication and, therefore, the tedious task.…”
Section: Algorithm Implementationmentioning
confidence: 99%
“…Note that in majority of the lattice-based cryptography, including NTRU, polynomial convolution is the most time consuming operation with a computational O(N 2 ), where N refers to the degree of polynomial. Due to this reason, a number of hardware architectures were proposed recently to accelerate the polynomial convolution on FPGA [23], [24]. Such approaches can drastically reduce the computation time of the underlying lattice-based cryptographic schemes, but they also introduce significant hardware consumption.…”
Section: B Polynomial Convolution In Cryptographymentioning
confidence: 99%