High throughput graphics processing unit based Fano decoder

Ates, Ozgur; Keskin, Selçuk; Koçak, Taşkın

doi:10.1016/j.jnca.2016.08.020

Journal of Network and Computer Applications

2016

DOI: 10.1016/j.jnca.2016.08.020

|View full text |Cite

High throughput graphics processing unit based Fano decoder

Ozgur Ates

Selçuk Keskin

Taşkın Koçak

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2020

Publication Types

Select...

Article1

Relationship

Self Cite0

Independent1

Authors

Journals

Cited by 1 publication

(1 citation statement)

References 39 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…In receiver section, the error is detected and corrected by adding the redundancy to a message using the convolution coding. However, the decoding consumes more time in the receiver baseband with the fast Fourier transform (Ates et al 2016). The Viterbi algorithm is the common standard that is used instead of convolutional decoding to decode the convolution code.…”

mentioning

confidence: 99%

Low Power VLSI Implementation of Convolution Encoder and Viterbi Decoder using Verilog HDL

Ramanna¹

2020

Biosci. Biotech. Res. Comm

View full text Add to dashboard Cite

Viterbi decoder is considered as one of the widespread error correcting channel decoder of communication devices. The Viterbi decoder is mainly used for decoding the convolution codes. The large amount of trellis transitions increases the computational complexity of the Viterbi decoder. In this paper, the finite state machine based trellis encoding is proposed in the convolutional encoder for minimizing the system complexity. Moreover, the folding transformation is proposed in the Viterbi decoder for minimizing the number of stages processed while decoding the encoded data bits. The main objective of this proposed system is that the reconstruction of original data bits with less errors. The performance of the proposed system is analyzed in terms of number of slice LUT, number of slice register, BRAM, delay and failure rate. In addition, the performance of the proposed method is evaluated with the duplication with comparison based protection method. The amount of slice registers utilized in the proposed system are 739 for Virtex 5, it is less when compared to the duplication with comparison based protection method.

show abstract

mentioning

confidence: 99%

Low Power VLSI Implementation of Convolution Encoder and Viterbi Decoder using Verilog HDL

Ramanna¹

2020

Biosci. Biotech. Res. Comm

View full text Add to dashboard Cite

show abstract

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

customersupport@researchsolutions.com

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

High throughput graphics processing unit based Fano decoder

Cited by 1 publication

References 39 publications

Low Power VLSI Implementation of Convolution Encoder and Viterbi Decoder using Verilog HDL

Low Power VLSI Implementation of Convolution Encoder and Viterbi Decoder using Verilog HDL

Contact Info

Product

Resources

About