2019
DOI: 10.1016/j.mejo.2019.104615
|View full text |Cite
|
Sign up to set email alerts
|

High throughput implementation of SHA3 hash algorithm on field programmable gate array (FPGA)

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
29
0

Year Published

2021
2021
2024
2024

Publication Types

Select...
3
2
1

Relationship

0
6

Authors

Journals

citations
Cited by 26 publications
(29 citation statements)
references
References 9 publications
0
29
0
Order By: Relevance
“…However, as mentioned in [8,9], these algorithms have a number of disadvantages. Their improvement occurs in different ways.…”
Section: Materials and Research Methodsmentioning
confidence: 99%
See 4 more Smart Citations
“…However, as mentioned in [8,9], these algorithms have a number of disadvantages. Their improvement occurs in different ways.…”
Section: Materials and Research Methodsmentioning
confidence: 99%
“…The authors of [9] have improved the throughput of the SHA3 hash algorithm by reducing the number of clock cycles required to obtain the hash value. However, a decrease in the maximum frequency was observed.…”
Section: Materials and Research Methodsmentioning
confidence: 99%
See 3 more Smart Citations