2022
DOI: 10.1109/led.2022.3163885
|View full text |Cite
|
Sign up to set email alerts
|

High Voltage and Low Leakage GaN-on-SiC MISHEMTs on a “Buffer-Free” Heterostructure

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

0
4
0

Year Published

2022
2022
2024
2024

Publication Types

Select...
7

Relationship

2
5

Authors

Journals

citations
Cited by 12 publications
(4 citation statements)
references
References 28 publications
0
4
0
Order By: Relevance
“…However, in the “buffer‐free” heterostructure, the vertical breakdown in the SiC substrate is not primarily limiting the breakdown voltage. [ 9 ] The reduced breakdown for the mesa–isolated MISHEMTs is likely caused by surface states induced by the dry etch used to form the mesa or by a high electric field peak in the SiC trench.…”
Section: Resultsmentioning
confidence: 99%
See 1 more Smart Citation
“…However, in the “buffer‐free” heterostructure, the vertical breakdown in the SiC substrate is not primarily limiting the breakdown voltage. [ 9 ] The reduced breakdown for the mesa–isolated MISHEMTs is likely caused by surface states induced by the dry etch used to form the mesa or by a high electric field peak in the SiC trench.…”
Section: Resultsmentioning
confidence: 99%
“…[7,8] Previously, we have presented a heterostructure that can avoid carbon-related trapping effects in the GaN layers and, therefore, potentially reduce R on,dyn . [9] In this heterostructure, no highly doped buffer layer is used. Instead, a 265 nm UID GaN layer is grown between a thin AlGaN barrier layer and an AlN nucleation layer.…”
Section: Introductionmentioning
confidence: 99%
“…As a result, its use has been rapidly growing in power electronic devices such as aerospace materials, automotive driving, and high power converters [5]- [7]. They can be considered as the third generation of semiconductor which also happens to show a better performance compared to silicon (Si) and gallium arsenide (GaAs) as the first and second generations of semiconductors, respectively [8].Yet, due to fabrication issues, SiC wafers might still contain a variety of defects that can put the device's performance at risk [9]- [15]. Defects in such semiconductor wafers can be classified into two categories -crystallographic defects found within the wafer, and morphological defects present on or near the wafer surface.…”
Section: Introductionmentioning
confidence: 99%
“…Chen [ 15 ] and Hult [ 16 ] et al proposed an epi-structure named QuanFINE based on a SiC substrate that skipped the thick buffer layer between the AlN nucleation layer and GaN channel layer, showing some superiority in their reports, respectively. However, the properties of the epitaxial wafer and the device performance based on this novel epi-structure have not been studied in detail yet.…”
Section: Introductionmentioning
confidence: 99%