2007
DOI: 10.1016/j.sysarc.2007.01.002
|View full text |Cite
|
Sign up to set email alerts
|

Hybrid functional- and instruction-level power modeling for embedded and heterogeneous processor architectures

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

0
8
0

Year Published

2008
2008
2023
2023

Publication Types

Select...
6

Relationship

0
6

Authors

Journals

citations
Cited by 24 publications
(8 citation statements)
references
References 4 publications
0
8
0
Order By: Relevance
“…In [62], [63] and [61], a functional level power model is used for estimating the power consumption of a C program without compiling it. It requires partitioning the target processor into functional units, and estimating some key parameters like the cache miss rate, external data memory access rate and the processing rate.…”
Section: Related Workmentioning
confidence: 99%
“…In [62], [63] and [61], a functional level power model is used for estimating the power consumption of a C program without compiling it. It requires partitioning the target processor into functional units, and estimating some key parameters like the cache miss rate, external data memory access rate and the processing rate.…”
Section: Related Workmentioning
confidence: 99%
“…1(b), model-based profiling [11][12][13][14][15][16][17] has a pre-defined instructions/functions table associated with individual CPU power consumption. Table content usually changes with hardware, platform and OS specifications.…”
Section: Literature Reviewmentioning
confidence: 99%
“…Application developers use these results to estimate and optimize the energy consumption of their programs. Model-based profiling can be categorized as low-level [11,12] and high-level models [13][14][15][16][17][18]. Low-level models are associated with power consumption patterns derived from the system architecture level or processor instruction level, and evaluates CPU power consumption by simulation or through the use of virtualization software.…”
Section: Literature Reviewmentioning
confidence: 99%
See 1 more Smart Citation
“…For these measurements, real processors or lower-level simulators are used together with a set of benchmark programs (scenarios) that stress the different functional blocks in the processor. In [3], a hybrid FLPA and instruction-level microprocessor power estimation approach is proposed. They have shown that by incorporating instruction dependent behavior in the FLPA models, the accuracy of the models can be further improved.…”
Section: Related Workmentioning
confidence: 99%