2019 IEEE International Test Conference (ITC) 2019
DOI: 10.1109/itc44170.2019.9000135
|View full text |Cite
|
Sign up to set email alerts
|

IEEE Std. P1687.1: Translator and Protocol

Abstract: The IEEE Std. P1687.1 working group is currently exploring alternatives to IEEE Std. 1149.1 test access port (TAP) as the interface between the boundary of integrated circuits (ICs) and IEEE Std. 1687 networks. In this paper, we investigate the use of universal asynchronous receiver-transmitter (UART) to access IEEE Std. 1687 networks. We have developed a protocol to describe the information transported over UART and a hardware component to translate (retarget) information between UART and IEEE Std. 1687. The … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
5
0

Year Published

2020
2020
2023
2023

Publication Types

Select...
5
2

Relationship

3
4

Authors

Journals

citations
Cited by 8 publications
(5 citation statements)
references
References 13 publications
0
5
0
Order By: Relevance
“…We have previously explored the impact on transporting data when including key information from PDL and ICL in a hardware component placed between a functional port, e.g., universal asynchronous receiver-transmitter (UART), and IEEE Std. 1687 [5] (see Fig. 1).…”
Section: Introductionmentioning
confidence: 93%
See 3 more Smart Citations
“…We have previously explored the impact on transporting data when including key information from PDL and ICL in a hardware component placed between a functional port, e.g., universal asynchronous receiver-transmitter (UART), and IEEE Std. 1687 [5] (see Fig. 1).…”
Section: Introductionmentioning
confidence: 93%
“…We previously explored the impact of including different amount of information in a hardware component placed between a functional port and an IEEE Std. 1687 network [5]. The most efficient solution, shown in Fig.…”
Section: Related Workmentioning
confidence: 99%
See 2 more Smart Citations
“…The rest of the paper is organized as follows. In Section II the need of on-chip instruments is illustrated and existing ways to access these instruments are introduced [5], [6], [7], [8], [9], [10], [11]. A way to secure the test access port without embedding a private key is discussed in Section III.…”
Section: Introductionmentioning
confidence: 99%