2014
DOI: 10.1109/ted.2014.2318832
|View full text |Cite
|
Sign up to set email alerts
|

Improved Thermal Performance of SOI Using a Compound Buried Layer

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
2
0

Year Published

2015
2015
2019
2019

Publication Types

Select...
4
2

Relationship

0
6

Authors

Journals

citations
Cited by 10 publications
(2 citation statements)
references
References 10 publications
0
2
0
Order By: Relevance
“…The problem is exacerbated by the required thicker BOX in analog and mixed-signal applications than in digital CMOS to reduce noise coupling [111][112][113]. Techniques to reduce the thermal resistance in SOI-like substrates are described in [114,115].…”
Section: Self-heating and Temperature Effectsmentioning
confidence: 99%
“…The problem is exacerbated by the required thicker BOX in analog and mixed-signal applications than in digital CMOS to reduce noise coupling [111][112][113]. Techniques to reduce the thermal resistance in SOI-like substrates are described in [114,115].…”
Section: Self-heating and Temperature Effectsmentioning
confidence: 99%
“…One way to reduce the impact of these problems is to develop a structure that exploits the benefits of both bulk-Si and silicon-on-insulator (SOI) substrates, a solution with good heat conduction and electrical insulation, respectively. Examples like this are partial SOI [3], [4], compound buried layers [5], [6], silicon on sapphire [7], and silicon on aluminum nitride [8], [9]. Nevertheless, their heat transfer abilities do not break the Si limit and in this respect, the bulk-Si solution has thermal advantage over the others.…”
mentioning
confidence: 99%