Improving Networks‐on‐Chip performability: A topology‐based approach

Abstract

SUMMARYThe performability metric is commonly used in Networks-on-Chip (NoC)-based systems to represent their abilities to successfully complete specific tasks in finite time intervals. In this paper, we present a novel topology-based performability model for NoC-based systems. The model is used to evaluate the performability of NoC-based systems at early design phases. A comparative study of nine commonly used network architectures is performed using the proposed model. The purpose of the study is to explore the impact of the network topology on the performability of NoC-based systems. Using the output from this study, a new methodology is proposed to improve the performability of a given application at early design phases. In this methodology, a joint consideration of five design parameters (network topology, target application traffic distribution, mapping of processing elements, noise power, and voltage swing) is carried out. Using the proposed methodology, designers can select the optimal topology for a given application that maximizes system performability. The effectiveness of the proposed methodology in determining the optimal topology is verified by experimental work and validated through a case study of a video application.

CMOS weak‐inversion log‐domain glycolytic oscillator: a cytomimetic circuit example

“…It would be interesting to note that in a real application frequency and amplitude variations due to components mismatch, though small, can be proven useful in the simulation of a network of cells. Mismatch variations may enrich with a stochastic character the proposed circuit dynamics, which may contribute to the more realistic simulation of a population of cells by means of a number of cytomimetic circuits .…”

“…Mismatch variations may enrich with a stochastic character the proposed circuit dynamics, which may contribute to the more realistic simulation of a population of cells by means of a number of cytomimetic circuits [36,37].…”

Process variability-induced NoC link failure: A probabilistic model

“…Their methodology considered (network topology, target application traffic distribution, mapping of processing elements, noise power, and voltage swing) [10]. In this paper, we perform NoC topology evaluation from the process variations perspective.…”

Networks-on-Chip Architecture Customization using Network Partitioning: A System-Level Performance Evaluation

“…Their methodology proved useful in reducing the average latency and improving the throughput. Other researchers tried to use optimization-based techniques, like linear programming, swarm intelligence, and genetic algorithms, to produce an optimum architecture for any NoC-based system [4,10,11,12].…”