Improving Power Consumption for Cellular-Based Machine-Type Communication Systems

Al-Doori, Bilal; Liu, Xian

doi:10.1109/wcnc.2017.7925593

Cited by 1 publication

(1 citation statement)

References 16 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The multiplication operation that generates the code word is the primary stone for designing the logic circuit for the LDPC encoder. As a result, following the design steps of previous studies [37][38][39][40], it can be noticed that multiplication is represented by a logical AND gate, and a logical XOR gate represents module-2 addition. Figure 4 demonstrates the initial encoder logic circuit for only generating the first parity bit (p1).…”

Section: Figure 3 Ldpc Encoder Flowchartmentioning

confidence: 99%

Low Power Low-Density Parity Check Encoder Using Dynamic Voltage and Frequency Scaling Approach

Nazar¹,

Al-Doori²,

Alani³

2023

MMEP

View full text Add to dashboard Cite

Low-Density Parity Check (LDPC) codes are viewed as one of the best error correction coding (ECC) methods in terms of correction efficiency. They have been used in several modern data transmission standards, where the codecs are often built inside specialized integrated circuits (ICs). On the other hand, Complementary Metal-Oxide-Semiconductor (CMOS) circuits have evolved as a critical design characteristic that the designer must consider such as power, which has been overlooked by many researchers. For that reason, in this paper, a research work that reduces LDPC encoder power consumption is presented using a well-known power reduction method named Dynamic Voltage and Frequency Scaling (DVFS), which is one of the most powerful power reduction strategies in CMOS circuits. The proposed system includes a fuzzy logic controller with the DVFS technique to control and select the optimum level of voltage that enters the encoder to reduce its total power consumption. This combination of these two techniques showed significant power reduction and control while causing no impact on the LDPC efficiency, flexibility, and performance. Comparisons with other studies covering power reduction in LDPC codes have shown that the purposed system has the best performance over similar systems in the literature.

show abstract

Section: Figure 3 Ldpc Encoder Flowchartmentioning

confidence: 99%