Incremental Delta-Sigma Structures for DC Measurement: an Overview

Márkus, J.; Deval, P.; Quiquempoix, V.; Silva, J.; Temes, Gábor C.

doi:10.1109/cicc.2006.320960

Cited by 27 publications

(14 citation statements)

References 14 publications

(32 reference statements)

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Since the counter outputs a code for every radian change in its input, the counter gain is equal to (code/radian). The digital differentiation can be approximated with the transfer function of continuous time differentiation as follows: (12) where is the clock period. For frequencies much smaller than the clock frequency,…”

Section: A Gain Of a Vco Adc With Counter Based Fdcmentioning

confidence: 99%

See 1 more Smart Citation

A Highly Digital VCO-Based ADC Architecture for Current Sensing Applications

Prabha

Kim

Reddy³

et al. 2015

IEEE J. Solid-State Circuits

View full text Add to dashboard Cite

This paper presents a voltage-controlled oscillator (VCO) based current to digital converter for sensor readout applications. Second order noise shaping of the quantization error is achieved by using implicit capacitance of the sensor to realize a passive integrator and a VCO-based quantizer. The non-linearity in voltage to frequency conversion of the VCO is tackled by placing the VCO in a loop consisting of a simple digital IIR filter and a passive integrator. The IIR filter provides large gain within the signal bandwidth and suppresses VCO input swing. As a result, non-linearity of the VCO is not exercised, thus greatly improving the proposed architecture's immunity to VCO nonlinearity. The use of a digital filter instead of an analog loop filter eases the design and makes it scaling friendly. Designed for an ambient light sensor application, the proposed circuit achieves 900 pA accuracy over an input current range of 4 A. Fabricated in a 0.18 m CMOS process, the readout circuit consumes a total of 77.8 A current, and occupies an active area of 0.36 mm .Index Terms-VCO based ADC, time based ADC, analog-to-digital conversion, current sensor, delta-sigma modulation, digital readout circuits, ambient light sensor, sensor applications.

show abstract

Section: A Gain Of a Vco Adc With Counter Based Fdcmentioning

confidence: 99%

“…Incremental data converter (IDC) [12] is another architecture suitable for low-bandwidth high resolution applications. An IDC is essentially a discrete time delta-sigma ADC that is reset periodically to perform sample-by-sample conversion.…”

mentioning

confidence: 99%

A Highly Digital VCO-Based ADC Architecture for Current Sensing Applications

Prabha

Kim

Reddy³

et al. 2015

IEEE J. Solid-State Circuits

View full text Add to dashboard Cite

show abstract

“…I NCREMENTAL analog-to-digital converter (IDC), also known as charge-balancing delta-sigma () converter, has been widely used for low-bandwidth signal conversions since it was introduced in [1]. It enjoys the nature of achieving high resolution without precise analog elements matching and can be easily multiplexed between multiple input channels [2]. IDCs are particularly popular in instrumentation applications that require high conversion precision, such as high linearity, low offset, and precise gain [3].…”

Section: Introductionmentioning

confidence: 99%

Near-Optimal Decoding of Incremental Delta-Sigma ADC Output

Wang

Law

Belhaouari

et al. 2020

IEEE Trans. Circuits Syst. I

View full text Add to dashboard Cite

This paper presents a nonlinear digital decoder (reconstruction filter) for incremental delta-sigma modulators. This decoder utilizes both the magnitude and pattern information of the modulator output to achieve accurate input estimation. Compared to the conventional linear filters with the same oversampling ratio (OSR), it can improve the converter's signalto-quantization noise ratio by a few dB to a few 10's of dB with slight thermal noise performance degradation. Using the proposed decoder, the modulator's OSR can be a few times less while achieving the same resolution and data rate, thus minimizing the modulator as well as its peripheral circuits' energy consumption. In this paper, the proposed decoder is optimized for digital implementation, with its function being verified using a modulator prototype. This decoder is mainly designed for dc or near-dc signal conversions and it does not provide frequency notches.

show abstract

“…has been used not only for ER [2] but also for several incremental implementations [5], [7]- [10], where H NC (z) has been obtained by setting an upper limit of the ADC I quantization error based on the bounded output of the last integrator [11]. The performance improvement of ER implementations with respect to such IΣΔ ADCs can be verified by calculating the SQNR of the ADC I and relating it to (20).…”

Section: E E E P R O O Fmentioning

confidence: 99%

“…, and (31) reduces to (11). Under mismatches, however, there will be a "leak" of V (z, m) into the ADC ERI quantization error which will be given by…”

Section: Eriσδ Adc Nonideal Behaviormentioning

confidence: 99%

On Continuous-Time Incremental $\Sigma\Delta$ ADCs With Extended Range

Garcia

Rodriguez

Rusu

2013

IEEE Trans. Instrum. Meas.

View full text Add to dashboard Cite

Abstract-In this paper, the use of continuous-time implementation in extended-range (ER) incremental sigma-delta analogto-digital converters is analyzed in order to explore a possible solution to low-power multichannel applications. The operation principle, possible loop filter topologies, and critical issues are considered using a general approach. It is demonstrated that, in order to fully benefit from ER, careful attention has to be paid to the analog-digital transfer function mismatches. A third-order single-bit topology validates the theoretical analysis. Its performance is evaluated while the impact of key circuit nonidealities is quantified through behavioral-level simulations. It is shown that, by applying analog-digital mismatch compensation in the digital domain, it is possible to relax the amplifiers' finite gain-bandwidth product and finite dc gain requirements, thus allowing a powerconscious alternative. Index Terms-A/D conversion, continuous time (CT), extended range (ER), incremental sigma-delta (ΣΔ) (IΣΔ) analog-todigital converter (ADC).

show abstract

Incremental Delta-Sigma Structures for DC Measurement: an Overview

Cited by 27 publications

References 14 publications

A Highly Digital VCO-Based ADC Architecture for Current Sensing Applications

A Highly Digital VCO-Based ADC Architecture for Current Sensing Applications

Near-Optimal Decoding of Incremental Delta-Sigma ADC Output

On Continuous-Time Incremental $\Sigma\Delta$ ADCs With Extended Range

Contact Info

Product

Resources

About