Influence of metal coverage on transistor mismatch and variability in copper damascene based CMOS technologies

Wils, Nicole; Tuinhout, H.P.; Meijer, Maurice

doi:10.1109/icmts.2010.5466825

Cited by 3 publications

(1 citation statement)

References 5 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Another factor that has been shown to impact MOSFET mobility is metal coverage [34]. The reported mobility shifts as a result of metal-1 coverage (M1) are compatible with the results presented in this work.…”

Section: Results Interpretationsupporting

confidence: 91%

Characterization and Modeling of Mismatch in Cryo-CMOS

Hart

Babaie

Charbon

et al. 2020

IEEE J. Electron Devices Soc.

View full text Add to dashboard Cite

This paper presents a device matching study of a commercial 40-nm bulk CMOS technology operated at cryogenic temperatures. Transistor pairs and linear arrays, optimized for device matching, were characterized over the temperature range from 300 K down to 4.2 K. The device parameters relevant for mismatch, i.e., the threshold voltage and the current factor, were extracted, from which the change in both absolute value and variability as a function of temperature and device size were investigated. It is shown that the Pelgrom scaling law is valid also at 4.2 K and that the simplified Croon model is able to accurately predict drain-current mismatch from moderate to strong inversion over the entire temperature range. Additionally, the characterization of linear device arrays shows exacerbated edge-effects at extremely low temperatures, thus requiring the addition of dummy devices at the array boundary. The result of this study is the first model capable of predicting mismatch over a wide range of operating regions and temperatures.

show abstract

Section: Results Interpretationsupporting

confidence: 91%