Initial Value Determination of Chua System with Hidden Attractors and Its DSP Implementation

Wu, Xiaofeng; Tan, Weijie; Wang, Huihai

doi:10.1155/2020/7638243

Cited by 2 publications

(1 citation statement)

References 49 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…It was argued that the adopted implementation is much cheaper than using an FPGA approach; each run needed 350 μ s, while 6% and 9% of the allocated RAM and ROM were used, respectively. Another choice for digital implementation of chaotic systems was adopted in [ 21 ], using a 32-bit TMS320F28335 DSP board running at 150 MHz, with floating point arithmetic operations, along with the 16-bit DAC8552, connected through a serial peripheral interface. This DSP-based system used the RK-4 numerical solver, with an integration step of 1.0 ms, to analyze the behavior of Chua system, with a hidden attractor.…”

Section: Related Workmentioning

confidence: 99%

Optimizing FPGA implementation of high-precision chaotic systems for improved performance

Damaj,

Zaher,

Lawand

2024

PLoS ONE

View full text Add to dashboard Cite

Developing chaotic systems-on-a-chip is gaining much attention due to its great potential in securing communication, encrypting data, generating random numbers, and more. The digital implementation of chaotic systems strives to achieve high performance in terms of time, speed, complexity, and precision. In this paper, the focus is on developing high-speed Field Programmable Gate Array (FPGA) cores for chaotic systems, exemplified by the Lorenz system. The developed cores correspond to numerical integration techniques that can extend to the equations of the sixth order and at high precision. The investigation comprises a thorough analysis and evaluation of the developed cores according to the algorithm complexity and the achieved precision, hardware area, throughput, power consumption, and maximum operational frequency. Validations are done through simulations and careful comparisons with outstanding closely related work from the recent literature. The results affirm the successful creation of highly efficient sixth-order Lorenz discretizations, achieving a high throughput of 3.39 Gbps with a precision of 16 bits. Additionally, an outstanding throughput of 21.17 Gbps was achieved for the first-order implementation coupled with a high precision of 64 bits. These outcomes set our work as a benchmark for high-performance characteristics, surpassing similar investigations reported in the literature.

show abstract

Section: Related Workmentioning

confidence: 99%

Optimizing FPGA implementation of high-precision chaotic systems for improved performance

Damaj,

Zaher,

Lawand

2024

PLoS ONE

View full text Add to dashboard Cite

show abstract

Multistability Analysis, Coexisting Multiple Attractors, and FPGA Implementation of Yu–Wang Four-Wing Chaotic System

Liu

Shen

et al. 2020

Mathematical Problems in Engineering

View full text Add to dashboard Cite

In this paper, we further study the dynamic characteristics of the Yu–Wang chaotic system obtained by Yu and Wang in 2012. The system can show a four-wing chaotic attractor in any direction, including all 3D spaces and 2D planes. For this reason, our interest is focused on multistability generation and chaotic FPGA implementation. The stability analysis, bifurcation diagram, basin of attraction, and Lyapunov exponent spectrum are given as the methods to analyze the dynamic behavior of this system. The analyses show that each system parameter has different coexistence phenomena including coexisting chaotic, coexisting stable node, and coexisting limit cycle. Some remarkable features of the system are that it can generate transient one-wing chaos, transient two-wing chaos, and offset boosting. These phenomena have not been found in previous studies of the Yu–Wang chaotic system, so they are worth sharing. Then, the RK4 algorithm of the Verilog 32-bit floating-point standard format is used to realize the autonomous multistable 4D Yu–Wang chaotic system on FPGA, so that it can be applied in embedded engineering based on chaos. Experiments show that the maximum operating frequency of the Yu–Wang chaotic oscillator designed based on FPGA is 161.212 MHz.

show abstract

Initial Value Determination of Chua System with Hidden Attractors and Its DSP Implementation

Cited by 2 publications

References 49 publications

Optimizing FPGA implementation of high-precision chaotic systems for improved performance

Optimizing FPGA implementation of high-precision chaotic systems for improved performance

Multistability Analysis, Coexisting Multiple Attractors, and FPGA Implementation of Yu–Wang Four-Wing Chaotic System

Contact Info

Product

Resources

About