Intellectual Property Metering

Koushanfar, Farinaz; Qu, Gang; Potkonjak, Miodrag

doi:10.1007/3-540-45496-9_7

Cited by 58 publications

(30 citation statements)

References 29 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…IC metering is a set of security protocols that enable the design house to gain post-fabrication control by passive or active control of the number of produced ICs, their properties and use, or by runtime disabling of ICs in case of tamper detection [4].…”

Section: Topicsmentioning

confidence: 99%

Hardware Security: Preparing Students for the Next Design Frontier

Koushanfar

Potkonjak

2007

2007 IEEE International Conference on Microelectronic Systems Education (MSE'07)

Self Cite

View full text Add to dashboard Cite

Hardware security (HS) RationaleIn the 70's, area emerged as the dominant synthesis and design objective for integrated circuit (IC), in the '80s the objective was speed of execution, and in the 90's it became power. While all these objectives are still very important, security, privacy, and digital right management (DRM) arise as the most important metrics in many modern and emerging applications [7]. The paradigm shift toward DRM, security and privacy is not only due to the common impact of technology push and applications pool, but also it is a consequence of an inherently insecure but dominant horizontal microelectronic business model and design reuse. The horizontal model is where the design houses, silicon foundries, and system integrators are economically separate entities; hardware IP reuse is to alleviate the design productivity gap.In preparing students for designing secure hardware, the most challenging is that the intrinsic nature and concepts needed for ensuring security are sharply different from the ones for area, speed, or power optimization. In addition, HS has close interactions with the underlying technologies, system software, and applications. Another significant hurdle is that a high percentage of students do not have a solid background in security.Our strategic goal is to prepare students for synthesis and evaluation of secure devices and systems. The main technical objectives of the course include understanding of security and DRM mechanisms such as non-destructive observability, IC uniqueness, and methods for hiding information inside the design specifications. A special focus is placed on sound foundation and complete coverage of attacks -defense mechanisms and protocols -, and analysis and complete understanding of the assumptions and models. We also emphasize the importance of preserving transparency of the synthesis process in realizing the HS features. TopicsIn the offerings so far, we covered in technical details various subsets of the following topics: (i) smart cards; (ii) manufacturing variability and HW security; (iii) watermarking of designs; (iv) IC fingerprinting; (v) IC metering (vi) HW Trojan horse detection; (vii) IC rapid aging attacks that exploit HCI (hot carrier induced degradation), TDDB (time dependent dielectric [soft/hard] breakdown) and NBTI (negative bias temperature instability) deepsubmicron transistor degradation and interconnect electromigration. (viii) obfuscation of the specification of designs and nonreadability of data and computation against power, delay, and radiation attacks; (ix) physically unclonable functions; (x) secure coprocessor, algorithmic HW attacks, and buffer overflow attacks; (xi) HW identification using clock skew and manufacturing variability techniques; (xii) voting HW; (xiii) biometrics techniques and HW; (xiv) jamming and time synchronization attacks in wireless networks; (xv) explosives, chemical, and biologic toxic material detection; and (xvi) security of physical objects such as locks and digital IDs. We briefly elabor...

show abstract

Section: Topicsmentioning

confidence: 99%

Hardware Security: Preparing Students for the Next Design Frontier

Koushanfar

Potkonjak

2007

2007 IEEE International Conference on Microelectronic Systems Education (MSE'07)

Self Cite

View full text Add to dashboard Cite

show abstract

“…The first IC metering scheme was proposed in 2001 [4], [5], but the scheme was passive. Variability-induced delays were used for authentication and security [2], [6], [11], [3].…”

Section: Related Workmentioning

confidence: 99%

“…To overcome the hardware IP piracy problem, various watermarking [9] and metering protocols have been proposed [4], [5], [1]. IC metering involves a set of security protocols that enables the design house to gain post-fabrication control through passive or active counts of produced ICs, through the monitoring of IC properties and use, and through remote runtime disabling.…”

Section: Introductionmentioning

confidence: 99%

Remote activation of ICs for piracy prevention and digital right management

Alkabani

Koushanfar

Potkonjak

2007

2007 IEEE/ACM International Conference on Computer-Aided Design

View full text Add to dashboard Cite

Abstract-We introduce a remote activation scheme that aims to protect integrated circuits (IC) intellectual property (IP) against piracy. Remote activation enables designers to lock each working IC and to then remotely enable it. The new method exploits inherent unclonable variability in modern manufacturing for unique identification (ID) and integrate the IDs into the circuit functionality. The objectives are realized by replication of a few states of the finite state machine (FSM) and adding control to the state transitions. On each chip, the added control signals are a function of the unique IDs and are thus unclonable. On standard benchmark circuits, the experimental results show that the novel activation method is stable, unclonable, attack-resilient, while having a low overhead and a unique key for each IC.

show abstract

“…Until recently, only passive IC protection was available, based on unique chip IDs or programmable parts [9,11,17,18]. Alkabani and Koushanfar [1] proposed the first active scheme to fight hardware piracy.…”

Section: Introductionmentioning

confidence: 99%

EPIC: Ending Piracy of Integrated Circuits

Roy¹,

Koushanfar²

2008

2008 Design, Automation and Test in Europe

Self Cite

281

308

View full text Add to dashboard Cite

As semiconductor manufacturing requires greater capital investments, the use of contract foundries has grown dramatically, increasing exposure to mask theft and unauthorized excess production. While only recently studied, IC piracy has now become a major challenge for the electronics and defense industries [6].We propose a novel comprehensive technique to end piracy of integrated circuits (EPIC). It requires that every chip be activated with an external key, which can only be generated by the holder of IP rights, and cannot be duplicated. EPIC is based on (i) automatically-generated chip IDs, (ii) a novel combinational locking algorithm, and (iii) innovative use of public-key cryptography. Our evaluation suggests that the overhead of EPIC on circuit delay and power is negligible, and the standard flows for verification

show abstract

Intellectual Property Metering

Cited by 58 publications

References 29 publications

Hardware Security: Preparing Students for the Next Design Frontier

Hardware Security: Preparing Students for the Next Design Frontier

Remote activation of ICs for piracy prevention and digital right management

EPIC: Ending Piracy of Integrated Circuits

Contact Info

Product

Resources

About