2008 IEEE International Electron Devices Meeting 2008
DOI: 10.1109/iedm.2008.4796838
|View full text |Cite
|
Sign up to set email alerts
|

Interface-controlled self-align source/drain Ge pMOSFETs using thermally-oxidized GeO<inf>2</inf> interfacial layers

Abstract: We have found that GeO 2 /Ge MOS structures fabricated by direct thermal oxidation yield significantly low interface trap density (D it ). Thus, Ge pMOSFETs using the GeO 2 /Ge MOS structures with the superior interface properties have been fabricated for achieving high hole mobility and investigated for examining the impact of the interface properties on the device performance. Al 2 O 3 or SiO films were employed for protecting the GeO 2 /Ge MOS structures during the FET fabrication processes. The relationshi… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
30
0

Year Published

2011
2011
2023
2023

Publication Types

Select...
9

Relationship

1
8

Authors

Journals

citations
Cited by 32 publications
(30 citation statements)
references
References 1 publication
0
30
0
Order By: Relevance
“…Among a variety of ILs, GeO 2 can be the most promising and fundamental IL material for Ge, because the superior MOS interfaces have already been demonstrated on high-k/GeO 2 /Ge gate stacks with D it as low as 10 11 cm À2 eV À1 magnitude. [10][11][12][13] On the other hand, the GeO 2 IL has relatively low permittivity (5)(6). Thus, it is extremely difficult to scale down the EOT, unless an ultra-thin GeO 2 IL is used.…”
mentioning
confidence: 99%
“…Among a variety of ILs, GeO 2 can be the most promising and fundamental IL material for Ge, because the superior MOS interfaces have already been demonstrated on high-k/GeO 2 /Ge gate stacks with D it as low as 10 11 cm À2 eV À1 magnitude. [10][11][12][13] On the other hand, the GeO 2 IL has relatively low permittivity (5)(6). Thus, it is extremely difficult to scale down the EOT, unless an ultra-thin GeO 2 IL is used.…”
mentioning
confidence: 99%
“…On the other hand, the HfO 2 (2.2 nm)/Al 2 O 3 (0.2 nm)/GeO x /Ge Ge p-and n-MOSFETs exhibit significantly enhanced mobility, attributed to sufficient passivation of Ge MOS interfaces by the GeO x ILs. A hole mobility much higher than the Si universal one and even higher than that in the thick thermal oxidation GeO 2 /Ge p-MOSFETs is obtained for the HfO 2 /Al 2 O 3 /GeO x /Ge p-MOSFET [16,23]. The electron mobility in the HfO 2 /Al 2 O 3 /GeO x /Ge n-MOSFET is comparable to the Si universal electron mobility and approaching the ~20-nm-thick thermal oxidation GeO 2 /Ge n-MOSFET [18,21].…”
Section: Ge Mos Mobility Improvementmentioning
confidence: 81%
“…e has been attracting a lot of interest as an alternative channel material for future CMOS technologies, especially for the pMOSFET applications due to its much higher hole mobility than that in Si [1][2][3]. Recently, high mobility Ge pMOSFETs have been demonstrated with superior electrical properties through the metal-oxide-semiconductor (MOS) interface passivation using either the Si capping layer or the GeO2 interfacial layer [4][5][6][7][8][9][10]. These progresses suggest that Ge pMOSFETs are sufficiently mature and reproducible to warrant research into their reliability [11][12][13].…”
Section: Introductionmentioning
confidence: 99%