2022
DOI: 10.1109/access.2021.3133273
|View full text |Cite
|
Sign up to set email alerts
|

Investigating the Correlation Between Space Charge Modulation and ON-State Breakdown in Multiple RESURF DeMOS Devices

Abstract: In this work, the ON-state performance of the drain-extended metal-oxide-semiconductor (DeMOS) device with multiple RESURF junctions in the drift region is explored. Although the additional RESURF implant offers a significant improvement in the breakdown voltage (VBD) and ON-resistance (RON) compared to the conventional DeMOS, it induces an early space charge modulation (SCM) initiated quasi-saturation (QS) effects and adversely impacts the ON-state breakdown of the device. Moreover, these devices are compared… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2022
2022
2023
2023

Publication Types

Select...
1
1

Relationship

1
1

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 28 publications
0
1
0
Order By: Relevance
“…On the other hand, the I/O circuit operates at a much higher voltage; hence interface circuit devices with higher breakdown voltages should also meet the highfrequency requirements of core circuits [1]. Drain-extended NMOS (DeNMOS) is a high voltage structure suitable for an interface design application in advanced CMOS technology due to its easy integration and compatibility with advanced CMOS processes [2]. The conventional DeNMOS (C_DeNMOS) structure, on the other hand, has a large gate-to-drain overlap region, which increases surface charge accumulation and degrades switching performance [3].…”
Section: Introductionmentioning
confidence: 99%
“…On the other hand, the I/O circuit operates at a much higher voltage; hence interface circuit devices with higher breakdown voltages should also meet the highfrequency requirements of core circuits [1]. Drain-extended NMOS (DeNMOS) is a high voltage structure suitable for an interface design application in advanced CMOS technology due to its easy integration and compatibility with advanced CMOS processes [2]. The conventional DeNMOS (C_DeNMOS) structure, on the other hand, has a large gate-to-drain overlap region, which increases surface charge accumulation and degrades switching performance [3].…”
Section: Introductionmentioning
confidence: 99%