2012 IEEE Silicon Nanoelectronics Workshop (SNW) 2012
DOI: 10.1109/snw.2012.6243320
|View full text |Cite
|
Sign up to set email alerts
|

Investigation into the effect of the variation of gate dimensions on program characteristics in 3D NAND flash array

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2013
2013
2023
2023

Publication Types

Select...
2
2
1

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(1 citation statement)
references
References 2 publications
0
1
0
Order By: Relevance
“…This innovation translates to enhanced storage capacity within a given area, addressing the ever-increasing demand for more data storage. Moreover, the use of GAA polysilicon channels offers improved gate controllability and superior management of electrical fluctuations [5][6][7][8]. These advancements in control mechanisms have paved the way for the successful commercialization of triple-level cell (TLC) and quadruple-level cell (QLC) technologies within the domain of 3D NAND.…”
Section: Introductionmentioning
confidence: 99%
“…This innovation translates to enhanced storage capacity within a given area, addressing the ever-increasing demand for more data storage. Moreover, the use of GAA polysilicon channels offers improved gate controllability and superior management of electrical fluctuations [5][6][7][8]. These advancements in control mechanisms have paved the way for the successful commercialization of triple-level cell (TLC) and quadruple-level cell (QLC) technologies within the domain of 3D NAND.…”
Section: Introductionmentioning
confidence: 99%