2018
DOI: 10.1007/s10825-018-1168-y
|View full text |Cite
|
Sign up to set email alerts
|

Investigation of a novel SOI LDMOS using p+ buried islands in the drift region by numerical simulations

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Year Published

2020
2020
2022
2022

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(2 citation statements)
references
References 21 publications
0
2
0
Order By: Relevance
“…Three dielectrics are used in this arrangement, a dielectric between the source and gate zones, a dielectric between the drain and drift zones, and another one under the gate and drift zones affecting the breakdown voltage by adding a new peak in the electric field profile 13 . P + buried islands and the p‐top layer in the drift zone significantly improve the breakdown voltage 14 . When the surface electric field can be optimized by the effects of electric field modulation, it leads to an increase in breakdown voltage 15 …”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation
“…Three dielectrics are used in this arrangement, a dielectric between the source and gate zones, a dielectric between the drain and drift zones, and another one under the gate and drift zones affecting the breakdown voltage by adding a new peak in the electric field profile 13 . P + buried islands and the p‐top layer in the drift zone significantly improve the breakdown voltage 14 . When the surface electric field can be optimized by the effects of electric field modulation, it leads to an increase in breakdown voltage 15 …”
Section: Introductionmentioning
confidence: 99%
“…13 P + buried islands and the p-top layer in the drift zone significantly improve the breakdown voltage. 14 When the surface electric field can be optimized by the effects of electric field modulation, it leads to an increase in breakdown voltage. 15 In this work, to increase the breakdown voltage of the LDD-SOI transistor relative to the conventional structure, a recession is created at the drain-side under the drift and drain zones and filled with the silicon nitride (SI3N4) layer.…”
Section: Introductionmentioning
confidence: 99%