2011
DOI: 10.1088/1674-1056/20/8/087307
|View full text |Cite
|
Sign up to set email alerts
|

Investigation of passivation effects in AlGaN/GaN metal—insulator—semiconductor high electron-mobility transistor by gate—drain conductance dispersion study

Abstract: This paper studies the drain current collapse of AlGaN/GaN metal-insulator-semiconductor high electron-mobility transistors (MIS-HEMTs) with NbAlO dielectric by applying dual-pulsed stress to the gate and drain of the device. For NbAlO MIS-HEMT, smaller current collapse is found, especially when the gate static voltage is −8 V. Through a thorough study of the gate-drain conductance dispersion, it is found that the growth of NbAlO can reduce the trap density of the AlGaN surface. Therefore, fewer traps can be f… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2012
2012
2013
2013

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(1 citation statement)
references
References 14 publications
0
1
0
Order By: Relevance
“…Some researchers have looked into improving HEMT reliability under electrical stress by changing device structure and fabrication processes. [5][6][7] To further study the degradation of device parameters under electrical stress and the recovery when stress is removed, we analyze the gate current, drain current under DC reverse step voltage stress and large-signal parasitic source/drain resistance, and gate-source forward I-V characteristics before and after device under test (DUT) breakdown in experiments. The effect of electrons trapped by barrier traps and surface states in the degradation and recovery is investigated.…”
Section: Introductionmentioning
confidence: 99%
“…Some researchers have looked into improving HEMT reliability under electrical stress by changing device structure and fabrication processes. [5][6][7] To further study the degradation of device parameters under electrical stress and the recovery when stress is removed, we analyze the gate current, drain current under DC reverse step voltage stress and large-signal parasitic source/drain resistance, and gate-source forward I-V characteristics before and after device under test (DUT) breakdown in experiments. The effect of electrons trapped by barrier traps and surface states in the degradation and recovery is investigated.…”
Section: Introductionmentioning
confidence: 99%