Joint hardware–software leakage minimization approach for the register file of VLIW embedded architectures

Abstract

New applications demand very high processing power when run on embedded systems. Very Long Instruction Word (VLIW) architectures have emerged as a promising alternative to provide such processing capabilities under the given energy budget. However, in this new VLIW-based architectures, the register file is a very critical contributor to the overall power consumption and new approaches have to be proposed to reduce its power while preserving system performance. In this paper, we propose a novel joint hardware-software approach that reduces the leakage energy in the register files of these embedded VLIW architectures. This approach relies upon an energy-aware register assignment method and a hardware support that creates sub-banks in the global register file that can be switched on/off at run time. Our results indicate energy savings in the register file, after considering the overhead of the added extra hardware, up to 50% for modern multimedia embedded applications without performance degradation. We illustrate this approach using real-life applications running on these processors. We also illustrate the tradeoff between the area overhead vs. the gains in the leakage energy for the different strategies. r

Neural network based on-chip thermal simulator

“…Another class of applications which require runtime thermal simulation is fine grain control: where thermal data is required at a finer granularity than can be provided by thermal sensors. Examples include register assignment optimization [3] and liquid coolant flow control in 3d chips [4].…”

Compiler-Directed Parallelism Scaling Framework for Performance Constrained Energy Optimization

“…The research trend further moves toward quantitative management on power-gated hardware: determining the amount of activated hardware throughout the execution. Power gating on register files and storage elements received attention [34], [35]. Tabkhi and Schirner [36] proposed function-based scheme to control the amount of activated registers.…”