K band class‐C MESFET based frequency quadrupler with highly selective SIW bandpass filter for inter satellite communication

Abstract

This article presents the single stage active frequency quadrupler design for generating a tone in the K band (23.5 GHz) frequency range using GaAs MESFET device. Harmonics current generation characteristics of GaAs MESFET (NE900000) is modeled and analyzed in reference with gate voltage. Based on this, its optimum operating class‐C is decided for its application as a frequency quadrupler. Using this model and introducing resonator (Idler) based harmonic rejection techniques, a narrowband −0.310 dBm output power ×4 frequency multiplier from C‐band to K‐band implemented using 0.5 μm GaAs MESFET. As the device operated in class‐C operating condition, it produces harmonics content due to clipping of output signal. At the output of the proposed multiplier design, a highly selective surface integrated waveguide (SIW) based bandpass filter (with Q is better than 120) is attached, which provides excellent rejection of fundamental component (>90 dBc) and other harmonics assuring minimum rejection of 30 dBc. The proposed design consumes 60 mW power and provides ∼−7 dB conversion gain with input power having 7 dBm. Feasibility and layout geometry of the proposed design has been evaluated and simulated on the substrate RT‐Duroid5880 using Agilent ADS software. © 2016 Wiley Periodicals, Inc. Microwave Opt Technol Lett 58:767–776, 2016

Highly efficient 5.8‐GHz class E−1 frequency doubler using a transmission‐line‐based notch filter

“…Additional filters consisting of resistors, capacitors, and inductors, or a highly selective bandpass filter using surface integrated waveguide can be used for the implementation of the output stage. 6,7 The operating frequency of the design using the discrete components is limited by the self-resonant frequency (SRF) of the components, and the output power and efficiency are decreased, owing to losses in the additional filters. A transmission line having high SRF and low loss in the GHz band can be useful for designing the highly efficient and powered frequency multipliers by minimizing the use of additional filters.…”

“…An output stage design in the frequency multiplier is an important stage to obtain a highly efficient and powered output frequency with the effective rejection of unwanted fundamental and harmonic signals. Additional filters consisting of resistors, capacitors, and inductors, or a highly selective bandpass filter using surface integrated waveguide can be used for the implementation of the output stage 6,7 . The operating frequency of the design using the discrete components is limited by the self‐resonant frequency (SRF) of the components, and the output power and efficiency are decreased, owing to losses in the additional filters.…”

A K‐band self‐biased sextupler with enhanced harmonic suppression using quasi‐lumped bandpass filters

“…Many active multipliers based on HEMT have already been proposed . In most reports, the extraction of the desired harmonic can be implemented using short/open stubs or several kinds of filters . However, the use of open/short stubs may limit the operation bandwidth as well as greatly enlarge the chip size at lower frequency range such as the K band.…”

“…1,2 In most reports, the extraction of the desired harmonic can be implemented using short/open stubs or several kinds of filters. [3][4][5] However, the use of open/short stubs may limit the operation bandwidth as well as greatly enlarge the chip size at lower frequency range such as the K band. Meanwhile, it is challenging to achieve a wideband performance with considerable harmonic suppression in lower frequency band by lumped filters.…”