This article reviews the selective epitaxy growth of intrinsic, B-and C-doped SiGe layers on recessed (or flat) exposed Si areas for MOSFETs as well as on Si-fins for FinFETs. A detailed empirical model for the growth, integration issues including epitaxy quality, selectivity, dopant incorporation, and pattern dependency (or loading effect) is presented.