1985
DOI: 10.1109/t-ed.1985.21927
|View full text |Cite
|
Sign up to set email alerts
|

Layered and homogeneous films of aluminum and aluminum/silicon with titanium and tungsten for multilevel interconnects

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

1
7
0

Year Published

1986
1986
2005
2005

Publication Types

Select...
6
2
2

Relationship

0
10

Authors

Journals

citations
Cited by 55 publications
(8 citation statements)
references
References 16 publications
1
7
0
Order By: Relevance
“…During subsequent heat treatment (475°C, 0.4 h), the Al layer "extracts" silicon and boron from the single-crystal substrate through pores in the Al 3 Ti layer, favoring the growth of (111)-oriented grains. This is supported to some extent by the results reported by Gordner et al [24], who studied the Al-Ti-Si phase diagram and showed that the solid solubility of silicon in Al 3 Ti is higher than that in pure aluminum.…”
Section: Resultssupporting
confidence: 74%
“…During subsequent heat treatment (475°C, 0.4 h), the Al layer "extracts" silicon and boron from the single-crystal substrate through pores in the Al 3 Ti layer, favoring the growth of (111)-oriented grains. This is supported to some extent by the results reported by Gordner et al [24], who studied the Al-Ti-Si phase diagram and showed that the solid solubility of silicon in Al 3 Ti is higher than that in pure aluminum.…”
Section: Resultssupporting
confidence: 74%
“…There was no evidence of any strain-temperature hysteresis for all of the a-SiN H thin films examined, which indicates that low-temperature annealing does not cause any noticeable microstructural variations in the a-SiN H films. This behavior is unlike that of some metallic alloys, which exhibit yield-induced hysteresis [23], [24]. X-ray photoelectron spectroscopy (XPS) of the film surface indicates the presence of an oxynitride interface layer [25].…”
Section: A Physical Propertiesmentioning
confidence: 94%
“…That is why, for a very large chip with extremely small geometries, the delay time associated with interconnections becomes an appreciable part of the total delay time and in certain cases dominates the chip performance [13]. Consequently, increased attention is focused on either modelling [14] or towards the technological advance [15] of the interconnections.…”
Section: Introductionmentioning
confidence: 99%