Proceedings of the International Conference on Computer-Aided Design 2012
DOI: 10.1145/2429384.2429394
|View full text |Cite
|
Sign up to set email alerts
|

Layout small-angle rotation and shift for EUV defect mitigation

Abstract: Blank defect mitigation is crucial for extreme ultraviolet (EUV) lithography. One of the existing options is to relocate patterns to avoid defect impact. However, when the defect number increases, only pattern shift in X-Y directions becomes far from enough, requiring the reticle holder rotate a small angle to provide a third exploring dimension. This non-trivial extension from 2D to 3D exploration requests efficient runtime as well as enough accuracy to handle different defect sizes and locations on the diffe… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
12
0

Year Published

2014
2014
2016
2016

Publication Types

Select...
2
2
2

Relationship

0
6

Authors

Journals

citations
Cited by 18 publications
(12 citation statements)
references
References 16 publications
0
12
0
Order By: Relevance
“…Prohibited region based defect avoidance methods [24,25] allows continuous pattern shift and small angle rotation, but cannot handle mask floorplanning. Simulated annealing based defect avoidance method [16] allows pattern shift and mask floorplanning, but arbitrary angle rotation is not possible.…”
Section: Comparison With Other Defect Avoidance Methodsmentioning
confidence: 99%
See 3 more Smart Citations
“…Prohibited region based defect avoidance methods [24,25] allows continuous pattern shift and small angle rotation, but cannot handle mask floorplanning. Simulated annealing based defect avoidance method [16] allows pattern shift and mask floorplanning, but arbitrary angle rotation is not possible.…”
Section: Comparison With Other Defect Avoidance Methodsmentioning
confidence: 99%
“…Prohibited Region Simulated Annealing [16] Pattern Shift [24] Pattern Shift Pattern Shift Pattern Shift + Rotation [25] + Mask Floorplanning 10 100% 100% 100% 100% 20 81% 100% 100% 100% 30 8% 97% 0% 6% 40 1% 11% 0% 0% 50 0% 0% 0% 0% field pattern and the total field size (W F × H F ). Since the size of one ARM Cortex M0 layout is 162µm × 159µm, the total field size becomes 486µm × 636µm and the usable area of the mask is 511µm × 662µm.…”
Section: Defect Countmentioning
confidence: 99%
See 2 more Smart Citations
“…In the near future, it will be impossible to produce real defect-free photomask, so several compromised approaches were examined, including pattern shift, pattern rotation, and design-aware defect-avoidance floorplanning of EUVL masks. [32][33][34] Production cost control requires that the EUVL mask blanks be inspected and repaired. Amplitude defects can be identified by using optical or electron-beam inspection; however, phase defects have to rely on at-wavelength light (actinic) [35][36][37][38] to carry out inspections.…”
Section: Maskmentioning
confidence: 99%