2020
DOI: 10.1109/tcad.2020.2983127
|View full text |Cite
|
Sign up to set email alerts
|

LEVAX: An Input-Aware Learning-Based Error Model of Voltage-Scaled Functional Units

Abstract: As Moore's Law comes to an end and transistor scaling increasingly falls short in improving energy efficiency, alternative computing paradigms are direly needed. This need is further highlighted by the overwhelming increase in computing demand posed by emerging applications such as multimedia and data analysis. Fortunately, such driving workloads also present new opportunities since, thanks to their inherent error tolerance, they do not require completely accurate computations. Thus, by trading off accuracy fo… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
3
0

Year Published

2021
2021
2023
2023

Publication Types

Select...
5

Relationship

0
5

Authors

Journals

citations
Cited by 10 publications
(3 citation statements)
references
References 30 publications
0
3
0
Order By: Relevance
“…d) Training process: We utilize Random Forest (RF), a widely used supervised classification algorithm, using the scikit-learn framework of python, which is consistent with what have been reported in prior ML-based prediction studies [11], [14], [15]. We utilize a tuning technique (i.e., grid search) to fine-tune the hyperparameters of our model, to achieve better results.…”
Section: A) Training Datamentioning
confidence: 99%
See 2 more Smart Citations
“…d) Training process: We utilize Random Forest (RF), a widely used supervised classification algorithm, using the scikit-learn framework of python, which is consistent with what have been reported in prior ML-based prediction studies [11], [14], [15]. We utilize a tuning technique (i.e., grid search) to fine-tune the hyperparameters of our model, to achieve better results.…”
Section: A) Training Datamentioning
confidence: 99%
“…Subsequent work [11], [15], [17], [31], [32], which studied the correlation between instruction history and errors, indi- cated that besides the currently executed instruction, only the instruction in the previous cycle affects timing errors, neglecting the influence of all the concurrently executed instructions in the pipeline. A later study [13] considers the full pipeline depth for predicting timing errors, however, it is operand agnostic, and thereby, cannot predict bit-level timing errors (i.e., the exact bit location where timing errors occur).…”
Section: History-aware Modelsmentioning
confidence: 99%
See 1 more Smart Citation