2013 Seventh IEEE/ACM International Symposium on Networks-on-Chip (NoCS) 2013
DOI: 10.1109/nocs.2013.6558408
|View full text |Cite
|
Sign up to set email alerts
|

Leveraging the geometric properties of on-chip transmission line structures to improve interconnect performance: A case study in 65nm

Abstract: Abstract-Implementation of low energy, low latency transmission line interconnects on a network-on-chip presents the circuit designer with a variety of structural design choices. This work presents a study of the comparative effects of changing the wire geometries on the latency, energy dissipated, area, and noise properties of the transmission lines. These results will aid the engineer in the design and performance analysis of the global interconnect and foster a quantitative understanding of the wave signali… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2019
2019
2019
2019

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
references
References 5 publications
0
0
0
Order By: Relevance