Linear Current-Mode Active Pixel Sensor

Abstract

A current mode CMOS active pixel sensor (APS) providing linear light-to-current conversion with inherently low fixed pattern noise (FPN) is presented. The pixel features adjustable-gain current output using a pMOS readout transistor in the linear region of operation. This paper discusses the pixel's design and operation, and presents an analysis of the pixel's temporal noise and FPN. Results for zero and first-order pixel mismatch are presented. The pixel was implemented in a both a 3.3 V 0.35 µm and a 1.8 V 0.18 µm CMOS process. The 0.35 µm process pixel had an uncorrected FPN of 1.4%/0.7% with/without column readout mismatch. The 0.18 µm process pixel had 0.4% FPN after delta-reset sampling (DRS). The pixel size in both processes was 10 X 10 µm 2 , with fill factors of 26% and 66%, respectively. This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of the University of Pennsylvania's products or services. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the IEEE by writing to pubs-permissions@ieee.org. By choosing to view this document, you agree to all provisions of the copyright laws protecting it. Keywords CMOS analog integrated circuits, image sensors Disciplines Electrical and Computer EngineeringThis journal article is available at ScholarlyCommons: http://repository.upenn.edu/ese_papers/312

Design of Scalable Hardware-Efficient Compressive Sensing Image Sensors

“…The double sampling method used in the above sensor design only removes additive errors and cannot eliminate multiplicative errors caused by variations and mismatches [19]. Simulations were conducted to study the impact of such multiplicative errors on CS image sensor performance.…”

“…This is a significant advantage compared to existing designs, which require either complicated pixel cells or complex pixel summation circuits. This section discusses circuit implementation techniques for such CS image sensors with using current-mode active pixel cells [8,19,27]. The decision of using current-mode pixel cells is mainly due to the convenience of performing current summation at the inputs of current conveyors as well as sampling circuits.…”

Low-power reduced transistor image sensor

“…For long integration periods, the dominant noise source is the photon shot noise of the photodiode, and the readout circuitry temporal noise has smaller contributions to the final noise. For room light intensity and 30 ms of integration, the SNR for this image sensor is 43.9 dB compared to 39 dB for a 3-T current mode APS [5]. …”

Low-Power CMOS Digital Pixel Imagers for High-Speed Uncooled PbSe IR Applications

“…A considerable amount of pixel readout structures have been developed for different system applications and concerns. In this scenario, circuit techniques are evolving from purely analog APS cells in voltage [19,[24][25][26] or current [27][28][29][30] domains to digital pixel sensors (DPSs) with built-in analog-to-digital converters (ADCs). Digital imager architectures are dominated by in-pixel readout stages containing analog-integrator preamplification and a posterior sampler-and-hold.…”