Litho aware method for circuit timing/power analysis through process

Fathy, Rami; Al-Imam, Mohamed; Fakhry, Moutaz; Torres, J. Andres; Graupp, Bill; Brunet, Jean-Marie; Bahnas, Mohamed

doi:10.1117/12.711723

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

customersupport@researchsolutions.com

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

Litho aware method for circuit timing/power analysis through process

Cited by 5 publications

References 0 publications

Layout-aware through-process circuit analysis

Layout-aware through-process circuit analysis

A DFM tool for analyzing lithography and stress effects on standard cells and critical path performance in 45nm digital designs

Layout Dependence Modeling for 45-nm CMOS With Stress-Enhanced Technique

Contact Info

Product

Resources

About