Locally Implicit LIM for the Simulation of PDN Modeled by Triangular Meshes

Kurobe, Hiroki; Sekine, Tadatoshi; Asai, Hideki

doi:10.1109/lmwc.2012.2196424

Cited by 30 publications

(3 citation statements)

References 7 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…First, the time step size to be used is determined. Then, the circuit is split into high reactance parts (HRPs) and low reactance parts (LRPs) based on (2). HRPs are the sub-circuits satisfying (2), and LRPs do not satisfy (2).…”

Section: Locally Implicit Block Leapfrog Schemementioning

confidence: 99%

“…Then, the circuit is split into high reactance parts (HRPs) and low reactance parts (LRPs) based on (2). HRPs are the sub-circuits satisfying (2), and LRPs do not satisfy (2). The voltages and the currents in HRPs are updated by the following formulas of the block leapfrog scheme:…”

Section: Locally Implicit Block Leapfrog Schemementioning

confidence: 99%

“…On the other hand, the locally implicit leapfrog scheme has been proposed as a method for the fast transient analysis of large-scale RLCG network [2]. This method exploits the locally implicit scheme in order to alleviate the strict numerical stability condition of the explicit leapfrog scheme [3] and can be much faster than SPICE-like simulators.…”

Section: Introductionmentioning

confidence: 99%

See 2 more Smart Citations

Multi-Rate Locally Implicit Block Leapfrog Scheme for Fast Transient Analysis of Multi-Layered Power/Ground Planes

Okada

Sekine

Asai

2016

IEEE Microw. Wireless Compon. Lett.

Self Cite

View full text Add to dashboard Cite

This letter describes the multi-rate locally implicit block leapfrog scheme (LIBLS) for the fast transient analysis of multi-layered power/ground planes. LIBLS is the numerical method constructed by applying a locally implicit scheme to the existing scheme, which is based on an explicit leapfrog scheme. The proposed method improves LIBLS with introducing a multi-rate technique in the time domain, and using different time step sizes for a variety of sub-circuits, and is applicable to the multi-layered network with many coupling elements.Index Terms-Delaunay triangular meshes, locally implicit block leapfrog scheme (LIBLS), multi-layer power/ground planes, multi-rate, time-domain analysis, Voronoi tessellation.

show abstract

Section: Locally Implicit Block Leapfrog Schemementioning

confidence: 99%

Section: Locally Implicit Block Leapfrog Schemementioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

Multi-Rate Locally Implicit Block Leapfrog Scheme for Fast Transient Analysis of Multi-Layered Power/Ground Planes

Okada

Sekine

Asai

2016

IEEE Microw. Wireless Compon. Lett.

Self Cite

View full text Add to dashboard Cite

show abstract

Modeling and simulation for transient thermal analyses using a voltage-in-current latency insertion method

Chin¹,

New²,

Ahmad³

et al. 2022

Journal of Electronic Science and Technology

View full text Add to dashboard Cite

Thin-Film Transistor Simulations With the Voltage-In-Current Latency Insertion Method

et al. 2021

View full text Add to dashboard Cite

This article presents formulations for the voltage-in-current (VinC) latency insertion method (LIM) for thin-film transistors (TFTs). LIM is a fast circuit simulation algorithm that solves circuits in a leapfrog manner, without requiring intensive matrix operations present in SPICE-based simulators. This allows LIM to have a far superior scaling with respect to the size of the circuit resulting in significant time savings on large circuit networks. The VinC LIM formulation for the TFTs written in this article has the benefit of a better stability compared to the original LIM formulation which allows the use of larger time steps. The performance of the new algorithm is demonstrated through the simulation of numerical examples of large flat-panel display (FPD) circuits. It is seen that VinC LIM greatly outperforms basic LIM and commercial SPICE-based simulators, where the presented algorithm is able to simulate circuits with more than 10 million nodes or devices in a reasonable time, which is not viable in many modern day SPICE-based simulators.INDEX TERMS Circuit analysis, latency insertion method, thin-film transistor

show abstract

Locally Implicit LIM for the Simulation of PDN Modeled by Triangular Meshes

Cited by 30 publications

References 7 publications

Multi-Rate Locally Implicit Block Leapfrog Scheme for Fast Transient Analysis of Multi-Layered Power/Ground Planes

Multi-Rate Locally Implicit Block Leapfrog Scheme for Fast Transient Analysis of Multi-Layered Power/Ground Planes

Modeling and simulation for transient thermal analyses using a voltage-in-current latency insertion method

Thin-Film Transistor Simulations With the Voltage-In-Current Latency Insertion Method

Contact Info

Product

Resources

About