Logic Design and Power Optimization of Floating-Point Multipliers

Abstract

Under IEEE-754 standard, for the current situation of excessive time and power consumption of multiplication operations in single-precision floating-point operations, the expanded boothwallace algorithm is used, and the partial product caused by booth coding is rounded and predicted with the symbolic expansion idea, and the partial product caused by single-precision floating-point multiplication and the accumulation of partial products are optimized, and the flowing water is used to improve the throughput. Based on this, a series of verification and synthesis simulations are performed using the SMIC-7 nm standard cell process. It is verified that the new single-precision floating-point multiplier can achieve a smaller power share compared to the conventional single-precision floating-point multiplier.

Bibliometric Analysis: Symbolic Power Publication Trens in Scopus.com

“…Human is included in cluster 3 and there is information that the study is related to architectural design as the highest term, the 2nd rank is attitude of personal health, and the 3rd rank is behavior. The use of algorithms was developed and became a more advanced trend through architectural design in many scientific arenas regarding symbolic power (Bai et al, 2022). The study of onshore wind turbines against the wind that serves for tower congestion, the utilization of these turbines for the fulfillment of human needs (Ning & Petch, 2016).…”